loadpatents
name:-0.042057991027832
name:-0.047254085540771
name:-0.024842977523804
Silberman; Joel A. Patent Filings

Silberman; Joel A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Silberman; Joel A..The latest application filed is for "instruction selection mechanism with class-dependent age-array".

Company Profile
26.47.49
  • Silberman; Joel A. - Somers NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Half-precision floating-point arrays at low overhead
Grant 11,281,745 - Fleischer , et al. March 22, 2
2022-03-22
Instruction fusion after register rename
Grant 11,256,509 - Silberman , et al. February 22, 2
2022-02-22
Coalescing global completion table entries in an out-of-order processor
Grant 11,204,772 - Silberman , et al. December 21, 2
2021-12-21
Instruction selection mechanism with class-dependent age-array
Grant 11,106,469 - Silberman August 31, 2
2021-08-31
Head and tail pointer manipulation in a first-in-first-out issue queue
Grant 10,942,747 - Karve , et al. March 9, 2
2021-03-09
Scalable dependency matrix with a single summary bit in an out-of-order processor
Grant 10,929,140 - Silberman , et al. February 23, 2
2021-02-23
Instruction Selection Mechanism With Class-dependent Age-array
App 20210049018 - Silberman; Joel A.
2021-02-18
Half-precision Floating-point Arrays At Low Overhead
App 20210049230 - Fleischer; Bruce ;   et al.
2021-02-18
Block based allocation and deallocation of issue queue entries
Grant 10,922,087 - Karve , et al. February 16, 2
2021-02-16
Buffered instruction dispatching to an issue queue
Grant 10,901,744 - Karve , et al. January 26, 2
2021-01-26
Issue queue with dynamic shifting between ports
Grant 10,884,753 - Sinharoy , et al. January 5, 2
2021-01-05
Scalable dependency matrix with wake-up columns for long latency instructions in an out-of-order processor
Grant 10,802,829 - Silberman , et al. October 13, 2
2020-10-13
Counter-flow expanding channels for enhanced two-phase heat removal
Grant 10,727,158 - Brunschwiler , et al.
2020-07-28
Counter-flow expanding channels for enhanced two-phase heat removal
Grant 10,727,159 - Brunschwiler , et al.
2020-07-28
High cutoff frequency metal-insulator-metal capacitors implemented using via contact configurations
Grant 10,714,420 - Rubin , et al.
2020-07-14
High Cutoff Frequency Metal-insulator-metal Capacitors Implemented Using Via Contact Configurations
App 20200211955 - Rubin; Joshua M. ;   et al.
2020-07-02
Coalescing Global Completion Table Entries In An Out-of-order Processor
App 20200150969 - Silberman; Joel A. ;   et al.
2020-05-14
Counter-flow Expanding Channels For Enhanced Two-phase Heat Removal
App 20200118907 - Brunschwiler; Thomas J. ;   et al.
2020-04-16
Counter-flow Expanding Channels For Enhanced Two-phase Heat Removal
App 20200091037 - Brunschwiler; Thomas J. ;   et al.
2020-03-19
Completing coalesced global completion table entries in an out-of-order processor
Grant 10,572,264 - Silberman , et al. Feb
2020-02-25
Coalescing global completion table entries in an out-of-order processor
Grant 10,564,979 - Silberman , et al. Feb
2020-02-18
Scalable dependency matrix with multiple summary bits in an out-of-order processor
Grant 10,564,976 - Silberman , et al. Feb
2020-02-18
Counter-flow expanding channels for enhanced two-phase heat removal
Grant 10,529,648 - Brunschwiler , et al. J
2020-01-07
Instruction Fusion After Register Rename
App 20190179640 - Silberman; Joel A. ;   et al.
2019-06-13
Scalable Dependency Matrix With A Single Summary Bit In An Out-of-order Processor
App 20190163482 - Silberman; Joel A. ;   et al.
2019-05-30
Buffered Instruction Dispatching To An Issue Queue
App 20190163485 - Karve; Mohit S. ;   et al.
2019-05-30
Completing Coalesced Global Completion Table Entries In An Out-of-order Processor
App 20190163491 - Silberman; Joel A. ;   et al.
2019-05-30
Coalescing Global Completion Table Entries In An Out-of-order Processor
App 20190163490 - Silberman; Joel A. ;   et al.
2019-05-30
Scalable Dependency Matrix With Wake-up Columns For Long Latency Instructions In An Out-of-order Processor
App 20190163483 - Silberman; Joel A. ;   et al.
2019-05-30
Head And Tail Pointer Manipulation In A First-in-first-out Issue Queue
App 20190163488 - Karve; Mohit S. ;   et al.
2019-05-30
Block Based Allocation And Deallocation Of Issue Queue Entries
App 20190163489 - Karve; Mohit S. ;   et al.
2019-05-30
Scalable Dependency Matrix With Multiple Summary Bits In An Out-of-order Processor
App 20190163484 - Silberman; Joel A. ;   et al.
2019-05-30
Issue Queue With Dynamic Shifting Between Ports
App 20190163486 - Sinharoy; Balaram ;   et al.
2019-05-30
Active control for two-phase cooling
Grant 10,231,359 - Chainer , et al.
2019-03-12
Active Control For Two-phase Cooling
App 20180303006 - Chainer; Timothy J. ;   et al.
2018-10-18
Hybrid ETSOI structure to minimize noise coupling from TSV
Grant 10,083,880 - Lin , et al. September 25, 2
2018-09-25
Counter-flow Expanding Channels For Enhanced Two-phase Heat Removal
App 20180182686 - Brunschwiler; Thomas J. ;   et al.
2018-06-28
Active control for two-phase cooling
Grant 9,986,662 - Chainer , et al. May 29, 2
2018-05-29
Counter-flow expanding channels for enhanced two-phase heat removal
Grant 9,941,189 - Brunschwiler , et al. April 10, 2
2018-04-10
Active Control For Two-phase Cooling
App 20170273216 - Chainer; Timothy J. ;   et al.
2017-09-21
Hybrid ETSOI Structure to Minimize Noise Coupling from TSV
App 20170229353 - Lin; Chung-Hsun ;   et al.
2017-08-10
Active control for two-phase cooling
Grant 9,713,286 - Chainer , et al. July 18, 2
2017-07-18
Counter-flow Expanding Channels For Enhanced Two-phase Heat Removal
App 20170179001 - Brunschwiler; Thomas J. ;   et al.
2017-06-22
Hybrid ETSOI structure to minimize noise coupling from TSV
Grant 9,653,615 - Lin , et al. May 16, 2
2017-05-16
Active Control For Two-phase Cooling
App 20160366789 - Chainer; Timothy J. ;   et al.
2016-12-15
Active Control For Two-phase Cooling
App 20160262288 - Chainer; Timothy J. ;   et al.
2016-09-08
Hybrid extremely thin silicon-on-insulator (ETSOI) structure to minimize noise coupling from TSV
Grant 9,087,909 - Lin , et al. July 21, 2
2015-07-21
Programming the behavior of individual chips or strata in a 3D stack of integrated circuits
Grant 8,928,350 - Pang , et al. January 6, 2
2015-01-06
Hybrid ETSOI Structure to Minimize Noise Coupling from TSV
App 20140264593 - Lin; Chung-Hsun ;   et al.
2014-09-18
Hybrid ETSOI Structure to Minimize Noise Coupling from TSV
App 20140264605 - Lin; Chung-Hsun ;   et al.
2014-09-18
Through silicon via noise suppression using buried interface contacts
Grant 8,809,995 - Duan , et al. August 19, 2
2014-08-19
AC supply noise reduction in a 3D stack with voltage sensing and clock shifting
Grant 8,587,357 - Kim , et al. November 19, 2
2013-11-19
3D chip stack skew reduction with resonant clock and inductive coupling
Grant 8,576,000 - Kim , et al. November 5, 2
2013-11-05
3D integrated circuit stack-wide synchronization circuit
Grant 8,570,088 - Silberman , et al. October 29, 2
2013-10-29
3d Integrated Circuit Stack-wide Synchronization Circuit
App 20130234767 - SILBERMAN; JOEL A. ;   et al.
2013-09-12
Through Silicon Via Noise Suppression Using Buried Interface Contacts
App 20130221484 - Duan; Xiaomin ;   et al.
2013-08-29
Programming the behavior of individual chips or strata in a 3D stack of integrated circuits
Grant 8,519,735 - Pang , et al. August 27, 2
2013-08-27
Configuration of connections in a 3D stack of integrated circuits
Grant 8,476,771 - Scheuermann , et al. July 2, 2
2013-07-02
3D integrated circuit stack-wide synchronization circuit
Grant 8,476,953 - Silberman , et al. July 2, 2
2013-07-02
3D chip stack skew reduction with resonant clock and inductive coupling
Grant 8,466,739 - Kim , et al. June 18, 2
2013-06-18
Programming The Behavior Of Individual Chips Or Strata In A 3d Stack Of Integrated Circuits
App 20130049795 - PANG; LIANG-TECK ;   et al.
2013-02-28
3d Chip Stack Skew Reduction With Resonant Clock And Inductive Coupling
App 20130049826 - KIM; JAE-JOON ;   et al.
2013-02-28
3d Chip Stack Skew Reduction With Resonant Clock And Inductive Coupling
App 20130049824 - KIM; JAE-JOON ;   et al.
2013-02-28
Configuration Of Connections In A 3d Stack Of Integrated Circuits
App 20130049213 - SCHEUERMANN; MICHAEL R. ;   et al.
2013-02-28
Programming The Behavior Of Individual Chips Or Strata In A 3d Stack Of Integrated Circuits
App 20130049796 - PANG; LIANG-TECK ;   et al.
2013-02-28
Ac Supply Noise Reduction In A 3d Stack With Voltage Sensing And Clock Shifting
App 20130049828 - KIM; JAE-JOON ;   et al.
2013-02-28
3d Integrated Circuit Stack-wide Synchronization Circuit
App 20130049825 - Silberman; Joel A. ;   et al.
2013-02-28
Dependency matrix with reduced area and power consumption
Grant 8,127,116 - Islam , et al. February 28, 2
2012-02-28
Dependency Matrix with Reduced Area and Power Consumption
App 20100257336 - Islam; Saiful ;   et al.
2010-10-07
Scannable latch
Grant 7,746,140 - Dhong , et al. June 29, 2
2010-06-29
Method and system for restoring register mapper states for an out-of-order microprocessor
Grant 7,689,812 - Abernathy , et al. March 30, 2
2010-03-30
Using a Register File as Either a Rename Buffer or an Architected Register File
App 20080244242 - Abernathy; Christopher M. ;   et al.
2008-10-02
Method and System for Restoring Register Mapper States for an Out-Of-Order Microprocessor
App 20080195850 - Abernathy; Christopher M. ;   et al.
2008-08-14
Scannable Latch
App 20070079193 - Dhong; Sang Hoo ;   et al.
2007-04-05
Programmable logic array latch
Grant 7,170,316 - Dhong , et al. January 30, 2
2007-01-30
Scannable latch
Grant 7,170,328 - Dhong , et al. January 30, 2
2007-01-30
Apparatus and method for power savings in high-performance CAM structures
Grant 7,079,409 - Chai , et al. July 18, 2
2006-07-18
Programmable logic array latch
App 20060097751 - Dhong; Sang Hoo ;   et al.
2006-05-11
Scannable latch
App 20060097766 - Dhong; Sang Hoo ;   et al.
2006-05-11
Apparatus and method for power savings in high-performance CAM structures
App 20060018141 - Chai; Chiaming ;   et al.
2006-01-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed