loadpatents
name:-0.02663516998291
name:-0.013828039169312
name:-0.0003960132598877
The Silanna Group Pty Ltd Patent Filings

The Silanna Group Pty Ltd

Patent Applications and Registrations

Patent applications and USPTO patent grants for The Silanna Group Pty Ltd.The latest application filed is for "semiconductor on insulator substrate".

Company Profile
0.22.33
  • The Silanna Group Pty Ltd - Eight Mile Plains, Queensland AU
  • The Silanna Group Pty Ltd - Eight Mile Plains AU
  • THE SILANNA GROUP PTY LTD. - Eight Mile Plains, Queensland N/A AU
  • THE SILANNA GROUP PTY LTD. - Eight Mile Plains AU
  • The Silanna Group Pty, Ltd - Eight Mile Plains, Queeensland AU
  • The Silanna Group Pty Ltd - Brisbane, Queensland AU
  • The Silanna Group Pty Ltd. - Eight Miles Plains, QLD AU
  • THE SILANNA GROUP PTY LTD - Melbourne, Victoria AU
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor On Insulator Substrate
App 20180294158 - Brawley; Andrew ;   et al.
2018-10-11
Advanced Electronic Device Structures Using Semiconductor Structures And Superlattices
App 20180122985 - Atanackovic; Petar ;   et al.
2018-05-03
Advanced electronic device structures using semiconductor structures and superlattices
Grant 9,871,165 - Atanackovic , et al. January 16, 2
2018-01-16
Advanced Electronic Device Structures Using Semiconductor Structures and Superlattices
App 20170263813 - Atanackovic; Petar ;   et al.
2017-09-14
Electronic Devices Comprising N-Type and P-Type Superlattices
App 20170263809 - Atanackovic; Petar
2017-09-14
Bonded dies with isolation
Grant 9,748,207 - Krause , et al. August 29, 2
2017-08-29
Single-chip multi-domain galvanic isolation device and method
Grant 9,742,391 - Moghe , et al. August 22, 2
2017-08-22
Advanced electronic device structures using semiconductor structures and superlattices
Grant 9,691,938 - Atanackovic , et al. June 27, 2
2017-06-27
Electronic devices comprising n-type and p-type superlattices
Grant 9,685,587 - Atanackovic June 20, 2
2017-06-20
Efficient Dual Metal Contact Formation For A Semiconductor Device
App 20170125637 - Tang; Johnny Cai ;   et al.
2017-05-04
Bonded Dies with Isolation
App 20170103969 - Krause; Norbert ;   et al.
2017-04-13
Optical tuning of light emitting semiconductor junctions
Grant 9,614,122 - Atanackovic April 4, 2
2017-04-04
Power Converter with Low Threshold Voltage Transistor
App 20170093282 - Moghe; Yashodhan Vijay
2017-03-30
Efficient dual metal contact formation for a semiconductor device
Grant 9,590,157 - Tang , et al. March 7, 2
2017-03-07
Efficient Dual Metal Contact Formation For A Semiconductor Device
App 20160359094 - Tang; Johnny Cai ;   et al.
2016-12-08
Electrical Isolation in Serial Communication
App 20160321210 - Baterina; Virgilio T. ;   et al.
2016-11-03
Optical Tuning Of Light Emitting Semiconductor Junctions
App 20160308090 - Atanackovic; Petar
2016-10-20
Optical tuning of light emitting semiconductor junctions
Grant 9,412,911 - Atanackovic August 9, 2
2016-08-09
Single-chip Integrated Circuit With Capacitive Isolation And Method For Making The Same
App 20160163692 - Moghe; Yashodhan Vijay ;   et al.
2016-06-09
Electronic Devices Comprising N-Type and P-Type Superlattices
App 20160163920 - Atanackovic; Petar
2016-06-09
Advanced Electronic Device Structures Using Semiconductor Structures and Superlattices
App 20160149074 - Atanackovic; Petar ;   et al.
2016-05-26
Optoelectronic Device
App 20160149075 - Atanackovic; Petar
2016-05-26
Single-chip integrated circuit with capacitive isolation and method for making the same
Grant 9,299,655 - Moghe , et al. March 29, 2
2016-03-29
Single-laminate galvanic isolator assemblies
Grant 9,257,834 - Moghe , et al. February 9, 2
2016-02-09
Optoelectronic Device With Lateral Pin Or Pin Junction
App 20150311374 - Atanackovic; Petar Branko ;   et al.
2015-10-29
Method of producing a silicon-on-insulator article
Grant 9,142,448 - Brawley , et al. September 22, 2
2015-09-22
Monolithically integrated CMOS and acoustic wave device
App 20150228694 - Brawley; Andrew John
2015-08-13
Cmos Fabrication Of A Thin-film Bulk Acoustic Resonator
App 20150171823 - Brawley; Andrew J.
2015-06-18
Single-chip Multi-domain Galvanic Isolation Device And Method
App 20150070073 - Moghe; Vijay Yashodhan ;   et al.
2015-03-12
Optoelectronic device with lateral pin or pin junction
Grant 8,962,376 - Atanackovic , et al. February 24, 2
2015-02-24
Optical Tuning Of Light Emitting Semiconductor Junctions
App 20150014723 - Atanackovic; Petar
2015-01-15
Semiconductor-on-insulator Structure And Process For Producing Same
App 20140319612 - Brawley; Andrew John
2014-10-30
Method Of Producing A Silicon-on-insulator Article
App 20140312424 - Brawley; Andrew John ;   et al.
2014-10-23
Usb Isolator Integrated Circuit With Usb 2.0 High Speed Mode And Automatic Speed Detection
App 20140211862 - Moghe; Yashodhan Vijay ;   et al.
2014-07-31
Light Source Assembly And A Process For Producing A Light Source Assembly
App 20140209928 - Teng; Annette ;   et al.
2014-07-31
Single-chip Integrated Circuit With Capacitive Isolation
App 20140145301 - Moghe; Yashodhan Vijay ;   et al.
2014-05-29
Optoelectronic Device With Lateral Pin Or Pin Junction
App 20120049242 - Atanackovic; Petar Branko ;   et al.
2012-03-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed