Sikkink; Mark Ronald

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sikkink; Mark Ronald.The latest application filed is for "method and system for high speed data links".

Company Profile

0.9.6

Sikkink; Mark Ronald - Chippewa Falls WI

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method And System For High Speed Data Links App 20220030091 - Sikkink; Mark Ronald ; et al.	2022-01-27
Method and system for high speed data links Grant 11,032,397 - Sikkink , et al. June 8, 2	2021-06-08
Adaptive routing for link-level retry protocol Grant 10,243,853 - Nicol , et al.	2019-03-26
Adaptive Routing for Link-Level Retry Protocol App 20180145913 - Nicol; Russell Leonard ; et al.	2018-05-24
High speed serial link in-band lane fail over for RAS and power management Grant 9,852,096 - Sikkink , et al. December 26, 2	2017-12-26
Method and System for High Speed Data Links App 20160373557 - Sikkink; Mark Ronald ; et al.	2016-12-22
Low latency serial data encoding scheme for enhanced burst error immunity and long term reliability Grant 9,252,812 - Sikkink , et al. February 2, 2	2016-02-02
Low Latency Serial Data Encoding Scheme For Enhanced Burst Error Immunity and Long Term Reliability App 20150280746 - Sikkink; Mark Ronald ; et al.	2015-10-01
High Speed Serial Link In-Band Lane Fail Over for RAS and Power Management App 20150278040 - Sikkink; Mark Ronald ; et al.	2015-10-01
Interface for synchronous data transfer between domains clocked at different frequencies Grant 7,333,516 - Sikkink , et al. February 19, 2	2008-02-19
Dual-bank FIFO for synchronization of read data in DDR SDRAM Grant 6,920,526 - Sikkink , et al. July 19, 2	2005-07-19
Memory daughter card apparatus, configurations, and methods Grant 6,726,505 - Cermak, III , et al. April 27, 2	2004-04-27
Memory daughter card apparatus, configurations, and methods App 20030077925 - Cermak, Stephen III ; et al.	2003-04-24
Discrete delay line system and method Grant 6,518,812 - Sikkink , et al. February 11, 2	2003-02-11
Method and apparatus for adjusting the power supply voltage provided to a microprocessor Grant 5,694,028 - Salmonson , et al. December 2, 1	1997-12-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.