Patent applications and USPTO patent grants for SiFive, Inc..The latest application filed is for "branch-history mode trace encoder".
Patent | Date |
---|---|
Branch-History Mode Trace Encoder App 20220308878 - Ableidinger; Bruce ;   et al. | 2022-09-29 |
Secure Control Flow Prediction App 20220292183 - Solomatnikov; Alex ;   et al. | 2022-09-15 |
Virtualized caches Grant 11,442,856 - Terpstra September 13, 2 | 2022-09-13 |
Secure debug architecture Grant 11,443,071 - Loisel , et al. September 13, 2 | 2022-09-13 |
Secure predictors for speculative execution Grant 11,429,392 - Asanovic , et al. August 30, 2 | 2022-08-30 |
Reset Crossing And Clock Crossing Interface For Integrated Circuit Generation App 20220261522 - Cook; Henry ;   et al. | 2022-08-18 |
Duplicate Detection For Register Renaming App 20220253316 - Smith; Joshua | 2022-08-11 |
Fetch Stage Handling Of Indirect Jumps In A Processor Pipeline App 20220236993 - Smith; Joshua ;   et al. | 2022-07-28 |
Low-swing Schmitt Triggers App 20220200586 - Narawade; Santosh Mahadeo ;   et al. | 2022-06-23 |
Secure control flow prediction Grant 11,347,507 - Solomatnikov , et al. May 31, 2 | 2022-05-31 |
Reset crossing and clock crossing interface for integrated circuit generation Grant 11,321,511 - Cook , et al. May 3, 2 | 2022-05-03 |
Fetch stage handling of indirect jumps in a processor pipeline Grant 11,301,251 - Smith , et al. April 12, 2 | 2022-04-12 |
Duplicate detection for register renaming Grant 11,294,683 - Smith April 5, 2 | 2022-04-05 |
Low-swing Schmitt triggers Grant 11,296,683 - Narawade , et al. April 5, 2 | 2022-04-05 |
Way Predictor And Enable Logic For Instruction Tightly-coupled Memory And Instruction Cache App 20220083340 - Asanovic; Krste ;   et al. | 2022-03-17 |
Method For Executing Atomic Memory Operations When Contested App 20220066936 - Ingalls; John ;   et al. | 2022-03-03 |
Automated Microprocessor Design App 20220050946 - LEE; Yunsup ;   et al. | 2022-02-17 |
Point-to-point Module Connection Interface For Integrated Circuit Generation App 20220035987 - Wachs; Megan ;   et al. | 2022-02-03 |
Integrated Circuits As A Service App 20210365609 - Lee; Yunsup ;   et al. | 2021-11-25 |
Generation Of Dynamic Design Flows For Integrated Circuits App 20210326500 - Chen; Han | 2021-10-21 |
Point-to-point module connection interface for integrated circuit generation Grant 11,151,301 - Wachs , et al. October 19, 2 | 2021-10-19 |
Fetch Stage Handling Of Indirect Jumps In A Processor Pipeline App 20210303300 - Smith; Joshua ;   et al. | 2021-09-30 |
Duplicate Detection For Register Renaming App 20210303308 - Smith; Joshua | 2021-09-30 |
Low-swing Schmitt Triggers App 20210305972 - Narawade; Santosh Mahadeo ;   et al. | 2021-09-30 |
Data Cache With Hybrid Writeback And Writethrough App 20210286724 - Ingalls; John ;   et al. | 2021-09-16 |
Data Cache With Prediction Hints For Cache Hits App 20210263854 - Ingalls; John ;   et al. | 2021-08-26 |
Secure Debug Architecture App 20210256164 - Loisel; Yann ;   et al. | 2021-08-19 |
Macro-op Fusion App 20210255859 - Asanovic; Krste ;   et al. | 2021-08-19 |
Wide frequency range step size programmability for delay-locked loops using variable bias voltage generation Grant 11,063,597 - Narawade , et al. July 13, 2 | 2021-07-13 |
Pad ring generation for integrated circuits Grant 11,055,457 - Chen , et al. July 6, 2 | 2021-07-06 |
Way predictor and enable logic for instruction tightly-coupled memory and instruction cache Grant 11,048,515 - Asanovic , et al. June 29, 2 | 2021-06-29 |
Generation of dynamic design flows for integrated circuits Grant 11,048,837 - Chen June 29, 2 | 2021-06-29 |
Integrated circuits as a service Grant 11,048,838 - Lee , et al. June 29, 2 | 2021-06-29 |
Checker Cores for Fault Tolerant Processing App 20210173738 - Vijayaraghavan; Murali ;   et al. | 2021-06-10 |
Reset Crossing And Clock Crossing Interface For Integrated Circuit Generation App 20210173987 - Cook; Henry ;   et al. | 2021-06-10 |
Zero static high-speed, low power level shifter Grant 11,025,237 - Narawade , et al. June 1, 2 | 2021-06-01 |
Data cache with hybrid writeback and writethrough Grant 11,023,375 - Ingalls , et al. June 1, 2 | 2021-06-01 |
Virtualized Caches App 20210157728 - Terpstra; Wesley Waylon | 2021-05-27 |
Macro-op fusion Grant 10,996,952 - Asanovic , et al. May 4, 2 | 2021-05-04 |
Cross-coupled high-speed, low power level shifter Grant 10,965,278 - Narawade , et al. March 30, 2 | 2021-03-30 |
Intellectual property block validation and design integration for integrated circuits Grant 10,922,462 - Chen February 16, 2 | 2021-02-16 |
Clock crossing interface for integrated circuit generation Grant 10,902,171 - Cook , et al. January 26, 2 | 2021-01-26 |
Clock Crossing Interface For Integrated Circuit Generation App 20210011981 - Cook; Henry ;   et al. | 2021-01-14 |
Point-to-point Module Connection Interface For Integrated Circuit Generation App 20200387659 - Wachs; Megan ;   et al. | 2020-12-10 |
Generation Of Dynamic Design Flows For Integrated Circuits App 20200349236 - Chen; Han | 2020-11-05 |
Circuit board Grant D900,044 - Kang , et al. October 27, 2 | 2020-10-27 |
Secure Predictors For Speculative Execution App 20200210197 - Asanovic; Krste ;   et al. | 2020-07-02 |
Instruction Tightly-coupled Memory And Instruction Cache Access Prediction App 20200210189 - Asanovic; Krste ;   et al. | 2020-07-02 |
Macro-op Fusion App 20200183687 - Asanovic; Krste ;   et al. | 2020-06-11 |
Circuit board Grant D879,730 - Kang , et al. | 2020-03-31 |
Integrated Circuits As A Service App 20200042664 - Lee; Yunsup ;   et al. | 2020-02-06 |
Secure Control Flow Prediction App 20190286443 - Solomatnikov; Alex ;   et al. | 2019-09-19 |
NCAGE Code | 7RKD3 | SIFIVE, INC. |
CAGE Code | 7RKD3 | SIFIVE, INC. |
DUNS | 080228262 | SiFive, Inc. |
SEC | 0001706443 | SiFive, Inc. of DELAWARE |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.