SiEn (QingDao) Integrated Circuits Co., Ltd.

Patent Applications and Registrations

Patent applications and USPTO patent grants for SiEn (QingDao) Integrated Circuits Co., Ltd..The latest application filed is for "new method to form contacts with multiple depth by enhanced cesl".

Company Profile

15.12.45

SiEn (QingDao) Integrated Circuits Co., Ltd. - Shandong N/A CN
SiEn (QingDao) Integrated Circuits Co., Ltd. - Qingdao CN
SiEn (QingDao) Integrated Circuits Co., Ltd - QingDao
SiEn (QingDao) Integrated Circuits Co., Ltd. - Qingdoa CN
SiEn (QingDao) Integrated Circuits Co., Ltd - Shandong N/A CN
SiEn (QingDao) Integrated Circuits Co., Ltd - Shangdong N/A CN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Trench gate structure and method of forming a trench gate structure Grant 11,456,367 - Chi , et al. September 27, 2	2022-09-27
New Method To Form Contacts With Multiple Depth By Enhanced Cesl App 20220246470 - CHI; Min-Hwa ; et al.	2022-08-04
New Ald Method With Multi-chambers For Sic Or Multi-elements Epitaxial Growth App 20220243359 - MENG; Zhaosheng ; et al.	2022-08-04
Stacked neural device structure and manufacturing method thereof Grant 11,398,490 - Xiao July 26, 2	2022-07-26
Liner And Barrier Layer In Dual Damascene Cu Interconnect For Enhanced Em And Process App 20220216101 - MENG; Zhaosheng ; et al.	2022-07-07
Multi-bits Storage In Power Mos (and Igbt) And Simultaneous Read Methods App 20220208765 - CHI; Min-Hwa ; et al.	2022-06-30
Sige Hbt With Grenphene Extrinsic Base And Methods App 20220208756 - CHI; Min-Hwa ; et al.	2022-06-30
Structure And Method Of New Power Mos And Igbt With Built-in Multiple Vt's App 20220209005 - CHI; Min-Hwa ; et al.	2022-06-30
LDMOS transistor having vertical floating field plate and manufacture fhereof App 20220102551 - CHI; Min-Hwa ; et al.	2022-03-31
Heterojunction Bipolar Transistor And Method Of Making The Same App 20220093774 - CHI; Min-Hwa ; et al.	2022-03-24
Ldmos Transistor And Manufacture Thereof App 20210399129 - LI; Min ; et al.	2021-12-23
High Pressure Device Of Resurf Containing Ferroelectric Material And Method Of Making The Same App 20210399086 - CHI; Min-Hwa ; et al.	2021-12-23
Super Junction Power Device And Method Of Making The Same App 20210391416 - CHI; Min-Hwa ; et al.	2021-12-16
Super Junction Power Device And Method Of Making The Same App 20210391419 - CHI; Min-Hwa ; et al.	2021-12-16
Super Junction Power Device And Method Of Making The Same App 20210391418 - CHI; Min-Hwa ; et al.	2021-12-16
Super Junction Power Device And Method Of Making The Same App 20210391417 - CHI; Min-Hwa ; et al.	2021-12-16
Igbt Device With Narrow Mesa And Manufacture Thereof App 20210391453 - CHI; Min-Hwa ; et al.	2021-12-16
Trench Gate Structure And Method Of Forming A Trench Gate Structure App 20210343850 - CHI; Min-Hwa ; et al.	2021-11-04
Nanosheet CMOS semiconductor device and the method of manufacturing the same Grant 11,049,857 - Xiao , et al. June 29, 2	2021-06-29
Gate-all-around gradient-doped nano-sheet complementary inverter and method of making the same Grant 11,049,949 - Xiao June 29, 2	2021-06-29
Stacked Neural Device Structure And Manufacturing Method Thereof App 20210167077 - XIAO; Deyuan	2021-06-03
Stacked Neural Device Structure And Manufacturing Method Thereof App 20210167075 - XIAO; Deyuan	2021-06-03
Semiconductor device and manufacturing method thereof Grant 11,011,703 - Ma , et al. May 18, 2	2021-05-18
Semiconductor Device And Manufacturing Method Thereof App 20210066292 - Xiao; Deyuan	2021-03-04
Gate-all-around quantum well complementary inverter and method of making the same Grant 10,916,544 - Xiao February 9, 2	2021-02-09
3-dimensional Junction Semiconductor Memory Device And Fabrication Method Thereof App 20200258895 - A1	2020-08-13
Semiconductor Device And Manufacturing Method Thereof App 20200259082 - A1	2020-08-13
3-dimensional Junction Semiconductor Memory Device And Fabrication Method Thereof App 20200258902 - A1	2020-08-13
Inversion Mode Gate-all-around Nano-sheet Complementary Inverter And Method Of Making The Same App 20200235133 - Xiao; Deyuan	2020-07-23
Semiconductor Device And The Method Of Manufacturing The Same App 20200111785 - Xiao; Deyuan	2020-04-09
Gate-all-around Quantum Well Complementary Inverter And Method Of Making The Same App 20200105750 - Xiao; Deyuan	2020-04-02
Gate-all-around Quantum Well Complementary Inverter And Method Of Making The Same App 20200105762 - Xiao; Deyuan	2020-04-02
Gate-all-around Gradient-doped Nano-sheet Complementary Inverter And Method Of Making The Same App 20200105893 - Xiao; Deyuan	2020-04-02
Semiconductor Device And Manufacturing Method Therof App 20200075593 - Xiao; Deyuan	2020-03-05
Semiconductor Device And The Method Of Manufacturing The Same App 20200075594 - Xiao; Deyuan ; et al.	2020-03-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.