Siek; David D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Siek; David D..The latest application filed is for "system for testing integrated circuit devices".

Company Profile

0.11.8

Siek; David D. - Boise ID
Siek; David D. - Bosie ID

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of stress-testing an isolation gate in a dynamic random access memory Grant 7,180,802 - Siek February 20, 2	2007-02-20
Method of stress-testing an isolation gate in a dynamic random access memory Grant 6,999,362 - Siek February 14, 2	2006-02-14
System for testing integrated circuit devices App 20050270058 - Sher, Joseph C. ; et al.	2005-12-08
Method of stress-testing an isolation gate in a dynamic random access memory App 20050236657 - Siek, David D.	2005-10-27
System for testing integrated circuit devices Grant 6,930,503 - Sher , et al. August 16, 2	2005-08-16
DRAM array and computer system Grant 6,870,750 - Siek March 22, 2	2005-03-22
Method of manufacturing a DRAM array App 20050057959 - Siek, David D.	2005-03-17
System for testing integrated circuit devices App 20040201399 - Sher, Joseph C. ; et al.	2004-10-14
DRAM array, method of manufacturing a DRAM array, and computer system App 20040201054 - Siek, David D.	2004-10-14
System for testing integrated circuit devices Grant 6,756,805 - Sher , et al. June 29, 2	2004-06-29
6F2 DRAM array with apparatus for stress testing an isolation gate and method Grant 6,735,132 - Siek May 11, 2	2004-05-11
6F2 DRAM array with apparatus for stress testing an isolation gate and method App 20030198111 - Siek, David D.	2003-10-23
6F2 DRAM array with apparatus for stress testing an isolation gate and method Grant 6,590,817 - Siek July 8, 2	2003-07-08
System for testing integrated circuit devices App 20030090285 - Sher, Joseph C. ; et al.	2003-05-15
6f2 Dram Array With Apparatus For Stress Testing An Isolation Gate And Method App 20030016577 - Siek, David D.	2003-01-23
Method for detecting or repairing intercell defects in more than one array of a memory device Grant 6,510,533 - Siek , et al. January 21, 2	2003-01-21
Single digit line with cell contact interconnect Grant 6,066,870 - Siek May 23, 2	2000-05-23
Method and apparatus for hiding data path equilibration time Grant 5,986,955 - Siek , et al. November 16, 1	1999-11-16
Single digit line with cell contact interconnect Grant 5,866,928 - Siek February 2, 1	1999-02-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.