Shrivastava; Prachi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Shrivastava; Prachi.The latest application filed is for "process for creating a high density magnetic tunnel junction array test platform".

Company Profile

11.8.6

Shrivastava; Prachi - Newark CA
Shrivastava; Prachi - Fremont CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method for manufacturing reduced pitch magnetic random access memory pillar Grant 10,868,236 - Shrivastava , et al. December 15, 2	2020-12-15
Process for hard mask development for MRAM pillar formation using photolithography Grant 10,811,594 - Shrivastava , et al. October 20, 2	2020-10-20
Method for manufacturing magnetic tunnel junction pillars using photolithographically directed block copolymer self-assembly and organometallic gas infusion Grant 10,720,573 - Dobisz , et al.	2020-07-21
Process for creating a high density magnetic tunnel junction array test platform Grant 10,615,337 - Manandhar , et al.	2020-04-07
Process for creating dense pillars using multiple exposures for MRAM fabrication Grant 10,516,094 - Shrivastava , et al. Dec	2019-12-24
Process For Creating A High Density Magnetic Tunnel Junction Array Test Platform App 20190371997 - Manandhar; Pradeep ; et al.	2019-12-05
Process for creating a high density magnetic tunnel junction array test platform Grant 10,411,185 - Manandhar , et al. Sept	2019-09-10
Process For Hard Mask Development For Mram Pillar Formation Using Photolithography App 20190207080 - Shrivastava; Prachi ; et al.	2019-07-04
Process For Creating Dense Pillars Using Multiple Exposures For Mram Fabrication App 20190207082 - Shrivastava; Prachi ; et al.	2019-07-04
Method For Manufacturing Magnetic Tunnel Junction Pillars Using Photolithographically Directed Block Copolymer Self-assembly And App 20190207108 - Dobisz; Elizabeth A. ; et al.	2019-07-04
Photolithographic Method For Fabricating Dense Pillar Arrays Using Spacers As A Pattern App 20190207101 - Shrivastava; Prachi ; et al.	2019-07-04
Method For Manufacturing Reduced Pitch Magnetic Random Access Memory Pillar App 20190207107 - Shrivastava; Prachi ; et al.	2019-07-04
Method for manufacturing high density magnetic tunnel junction devices using photolithographic VIAS and chemically guided block copolymer self assembly Grant 10,312,435 - Dobisz , et al.	2019-06-04
Method for manufacturing a chemical guidance pattern for block copolymer self assembly from photolithographically defined topographic block copolymer guided self assembly Grant 10,305,031 - Dobisz , et al.	2019-05-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.