Shrivastava; Aviral

Patent Applications and Registrations

Patent applications and USPTO patent grants for Shrivastava; Aviral.The latest application filed is for "systems and methods for improved mapping of computational loops on reconfigurable architectures".

Company Profile

7.14.20

Shrivastava; Aviral - Phoenix AZ
Shrivastava; Aviral - Tempe AZ US
Shrivastava; Aviral - Chandler AZ US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method for detecting and recovery from soft errors in a computing device Grant 11,449,380 - Didehban , et al. September 20, 2	2022-09-20
Systems And Methods For Improved Mapping Of Computational Loops On Reconfigurable Architectures App 20220164189 - Balasubramanian; Mahesh ; et al.	2022-05-26
Systems and methods for intersection management of connected autonomous vehicles Grant 11,269,330 - Khayatian , et al. March 8, 2	2022-03-08
Lightweight checkpoint technique for resilience against soft errors Grant 10,997,027 - Didehban , et al. May 4, 2	2021-05-04
Systems And Methods For Intersection Management Of Connected Autonomous Vehicles App 20200166934 - Khayatian; Mohammad ; et al.	2020-05-28
Hybrid And Efficient Approach To Accelerate Complicated Loops On Coarse-grained Reconfigurable Arrays (cgra) Accelerators App 20200133672 - Balasubramanian; Mahesh ; et al.	2020-04-30
Method For Detecting And Recovery From Soft Errors In A Computing Device App 20190378542 - Didehban; Moslem ; et al.	2019-12-12
Systems, methods, and apparatuses for implementing time sensitive autonomous intersection management Grant 10,437,256 - Andert , et al. O	2019-10-08
Lightweight Checkpoint Technique For Resilience Against Soft Errors App 20190196912 - Didehban; Moslem ; et al.	2019-06-27
Methods, apparatuses, and systems for zero silent data corruption (ZDC) compiler technique Grant 10,296,312 - Shrivastava , et al.	2019-05-21
Systems, Methods, And Apparatuses For Implementing Time Sensitive Autonomous Intersection Management App 20180275678 - ANDERT; EDWARD ; et al.	2018-09-27
Methods, Apparatuses, and Systems for Zero Silent Data Corruption (ZDC) Compiler Technique App 20170337047 - Shrivastava; Aviral ; et al.	2017-11-23
Heap data management for limited local memory(LLM) multi-core processors Grant 9,513,886 - Bai , et al. December 6, 2	2016-12-06
Path Selection Based Acceleration Of Conditionals In Coarse Grain Reconfigurable Arrays (cgras) App 20160246602 - Radhika; Shri Hari Rajendran ; et al.	2016-08-25
Global Call Control Flow Graph For Optimizing Software Managed Manycore Architectures App 20160170725 - Holton; Bryce ; et al.	2016-06-16
Stack data management for software managed multi-core processors Grant 9,015,689 - Bai , et al. April 21, 2	2015-04-21
Stack Data Management for Software Managed Multi-Core Processors App 20140282454 - Bai; Ke ; et al.	2014-09-18
Heap Data Management For Limited Local Memory(llm) Multi-core Processors App 20140215192 - Bai; Ke ; et al.	2014-07-31

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.