loadpatents
name:-0.010464906692505
name:-0.0075490474700928
name:-0.00050616264343262
Shlomo; Oren Patent Filings

Shlomo; Oren

Patent Applications and Registrations

Patent applications and USPTO patent grants for Shlomo; Oren.The latest application filed is for "glitch protection system and reset scheme for secure memory devices".

Company Profile
0.6.9
  • Shlomo; Oren - Haifa IL
  • Shlomo; Oren - Nesher IL
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
General-purpose analog switch with a controlled differential equalization voltage-slope limit
Grant 11,374,494 - Shlomo June 28, 2
2022-06-28
Glitch protection system and reset scheme for secure memory devices
Grant 11,283,434 - Geyari , et al. March 22, 2
2022-03-22
Glitch Protection System and Reset Scheme for Secure Memory Devices
App 20220014181 - Geyari; Eran ;   et al.
2022-01-13
Integrated Resistor Network and Method for Fabricating the Same
App 20220011801 - Shlomo; Oren
2022-01-13
Voltage-Glitch Detection and Protection Circuit for Secure Memory Devices
App 20220014180 - Shlomo; Oren
2022-01-13
Dual Regulation-Loop Ramp-Controlled DC-DC Converter
App 20210281171 - Shlomo; Oren
2021-09-09
Systems, methods, and devices for fast wakeup of DC-DC converters including feedback regulation loops
Grant 10,811,952 - Shlomo October 20, 2
2020-10-20
General-purpose Analog Switch With A Controlled Differential Equalization Voltage-slope Limit
App 20200304024 - Shlomo; Oren
2020-09-24
Systems, Methods, And Devices For Fast Wakeup Of Dc-dc Converters Including Feedback Regulation Loops
App 20200076294 - Shlomo; Oren
2020-03-05
Minimizing read disturb in an array flash cell
Grant 7,864,588 - Betser , et al. January 4, 2
2011-01-04
Automated migration of analog and mixed-signal VLSI design
Grant 7,761,820 - Berger , et al. July 20, 2
2010-07-20
Minimizing read disturb in an array flash cell
App 20090073760 - Betser; Yoram ;   et al.
2009-03-19
Automated migration of analog and mixed-signal VLSI design
Grant 7,409,651 - Berger , et al. August 5, 2
2008-08-05
Automated Migration Of Analog And Mixed-signal Vlsi Design
App 20080109106 - Berger; Israel ;   et al.
2008-05-08
Automated migration of analog and mixed-signal VLSI design
App 20070033550 - Berger; Israel ;   et al.
2007-02-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed