Shirai; Hiroki

Patent Applications and Registrations

Patent applications and USPTO patent grants for Shirai; Hiroki.The latest application filed is for "conjugate comprising ligand and ceacam5 antibody fab fragment".

Company Profile

8.13.16

Shirai; Hiroki - Chuo-Ku Tokyo
SHIRAI; Hiroki - Tokyo JP
Shirai; Hiroki - Kawasaki N/A JP
Shirai; Hiroki - Kanagawa N/A JP
Shirai; Hiroki - Kawasaki-shi JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Conjugate Comprising Ligand And Ceacam5 Antibody Fab Fragment App 20220096653 - Akaiwa; Michinori ; et al.	2022-03-31
Complex Having Anti-human Muc1 Antibody Fab Fragment, Peptide Linker And/or Ligand App 20210340276 - ASANO; Toru ; et al.	2021-11-04
Novel Anti-human Muc1 Antibody Fab Fragment App 20200261603 - MORINAKA; Akifumi ; et al.	2020-08-20
Novel Anti-human Muc1 Antibody Fab Fragment App 20200171174 - MORINAKA; Akifumi ; et al.	2020-06-04
Novel Anti-human Ceacam5 Antibody Fab Fragment App 20200123270 - Doihara; Hitoshi ; et al.	2020-04-23
Anti-human MUC1 antibody Fab fragment Grant 10,517,966 - Morinaka , et al. Dec	2019-12-31
Anti-human MUC1 antibody fab fragment Grant 10,507,251 - Morinaka , et al. Dec	2019-12-17
Novel Anti-human Muc1 Antibody Fab Fragment App 20190307906 - MORINAKA; Akifumi ; et al.	2019-10-10
Novel Anti-human Muc1 Antibody Fab Fragment App 20190269804 - Morinaka; Akifumi ; et al.	2019-09-05
Semiconductor device with protective layer and method of manufacturing same Grant 8,946,800 - Kume , et al. February 3, 2	2015-02-03
Semiconductor device and method of manufacturing semiconductor device Grant 8,648,441 - Hijioka , et al. February 11, 2	2014-02-11
Semiconductor device including transistors of different junction depth, and method of manufacturing the same Grant 8,507,373 - Shirai August 13, 2	2013-08-13
Semiconductor Device And Method Of Manufacturing Semiconductor Device App 20130056850 - KUME; Ippei ; et al.	2013-03-07
Method of manufacturing semiconductor device having plural transistors formed in well region and semiconductor device Grant 8,299,543 - Sakoh , et al. October 30, 2	2012-10-30
Method Of Manufacturing Semiconductor Device Having Plural Transistors Formed In Well Region And Semiconductor Device App 20120168876 - SAKOH; Takashi ; et al.	2012-07-05
Method of manufacturing semiconductor device having plural transistors formed in well region and semiconductor device Grant 8,143,119 - Sakoh , et al. March 27, 2	2012-03-27
Semiconductor Device And Method Of Manufacturing Semiconductor Device App 20110284991 - HIJIOKA; Kenichiro ; et al.	2011-11-24
Semiconductor device and method of manufacturing the same App 20110156164 - Shirai; Hiroki	2011-06-30
Dram having deeper source drain region than that of an logic region Grant 7,911,005 - Shirai March 22, 2	2011-03-22
Method of manufacturing semiconductor device having plural transistors formed in wellregion and semiconductor device App 20100078734 - SAKOH; TAKASHI ; et al.	2010-04-01
Semiconductor device and method of manufacturing the same App 20100013027 - Shirai; Hiroki	2010-01-21
Semiconductor device and method of manufacturing the same Grant 7,645,692 - Matsubara , et al. January 12, 2	2010-01-12
Semiconductor Device And Method Of Manufacturing The Same App 20080121964 - MATSUBARA; Yoshihisa ; et al.	2008-05-29
Method of forming a highly integrated non-volatile semiconductor memory device App 20030030145 - Shirai, Hiroki	2003-02-13
Nonvolatile semiconductor memory device and manufacturing method of the same Grant 5,973,355 - Shirai , et al. October 26, 1	1999-10-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.