loadpatents
name:-0.021795034408569
name:-0.020742893218994
name:-0.0016090869903564
Shidla; Dale John Patent Filings

Shidla; Dale John

Patent Applications and Registrations

Patent applications and USPTO patent grants for Shidla; Dale John.The latest application filed is for "method and apparatus for automatically evaluating and allocating resources in a cell based system".

Company Profile
0.16.18
  • Shidla; Dale John - Roseville CA
  • Shidla, Dale John - Ros vill CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
CPU register diagnostic testing
Grant 7,613,961 - Barr , et al. November 3, 2
2009-11-03
Method and apparatus for automatically evaluating and allocating resources in a cell based system
Grant 7,586,946 - Pomaranski , et al. September 8, 2
2009-09-08
Compiler-scheduled CPU functional testing
Grant 7,581,210 - Shidla , et al. August 25, 2
2009-08-25
Memory error ranking
Grant 7,493,534 - Pomaranski , et al. February 17, 2
2009-02-17
Selective memory allocation
Grant 7,484,065 - Pomaranski , et al. January 27, 2
2009-01-27
Runtime quality verification of execution units
Grant 7,415,700 - Pomaranski , et al. August 19, 2
2008-08-19
Partially voided anti-pads
Grant 7,348,498 - Barr , et al. March 25, 2
2008-03-25
Memory quality assurance
Grant 7,346,755 - Pomaranski , et al. March 18, 2
2008-03-18
Memory scrubbing logic
Grant 7,328,380 - Pomaranski , et al. February 5, 2
2008-02-05
Method and apparatus for automatically evaluating and allocating resources in a cell based system
App 20070098014 - Pomaranski; Ken Gary ;   et al.
2007-05-03
Opportunistic CPU functional testing with hardware compare
Grant 7,213,170 - Shidla , et al. May 1, 2
2007-05-01
Hardware configurable CPU with high availability mode
App 20070088979 - Pomaranski; Ken Gary ;   et al.
2007-04-19
Fault-tolerant multi-core microprocessing
Grant 7,206,966 - Barr , et al. April 17, 2
2007-04-17
Opportunistic pattern-based CPU functional testing
Grant 7,206,969 - Shidla , et al. April 17, 2
2007-04-17
Targeted fault tolerance by special CPU instructions
Grant 7,146,530 - Pomaranski , et al. December 5, 2
2006-12-05
Alternating voided areas of anti-pads
Grant 7,141,742 - Barr , et al. November 28, 2
2006-11-28
Selective memory allocation
App 20050235124 - Pomaranski, Ken Gary ;   et al.
2005-10-20
Apparatus and method for detecting and communicating interconnect failures
Grant 6,933,853 - Barr , et al. August 23, 2
2005-08-23
Built-in circuitry and method to test connector loading
Grant 6,919,813 - Barr , et al. July 19, 2
2005-07-19
Fault-tolerant multi-core microprocessing
App 20050102565 - Barr, Andrew Harvey ;   et al.
2005-05-12
CPU register diagnostic testing
App 20050080594 - Barr, Andrew Harvey ;   et al.
2005-04-14
Runtime quality verification of execution units
App 20050081191 - Pomaranski, Ken Gary ;   et al.
2005-04-14
Memory quality assurance
App 20050060514 - Pomaranski, Ken Gary ;   et al.
2005-03-17
Memory scrubbing logic
App 20050060603 - Pomaranski, Ken Gary ;   et al.
2005-03-17
Opportunistic pattern-based CPU functional testing
App 20050055674 - Shidla, Dale John ;   et al.
2005-03-10
Opportunistic CPU functional testing with hardware compare
App 20050055608 - Shidla, Dale John ;   et al.
2005-03-10
Compiler-scheduled CPU functional testing
App 20050055683 - Shidla, Dale John ;   et al.
2005-03-10
Memory error ranking
App 20050050410 - Pomaranski, Ken Gary ;   et al.
2005-03-03
Built-in circuitry and method to test connectivity to integrated circuit
App 20050024220 - Shidla, Dale John ;   et al.
2005-02-03
Alternating voided areas of anti-pads
App 20050011676 - Barr, Andrew Harvey ;   et al.
2005-01-20
Partially voided anit-pads
App 20050011675 - Barr, Andrew Harvey ;   et al.
2005-01-20
Targeted fault tolerance by special CPU instructions
App 20050015659 - Pomaranski, Ken Gary ;   et al.
2005-01-20
Apparatus and method for detecting and communicating interconnect failures
App 20040257090 - Barr, Andrew Harvey ;   et al.
2004-12-23
Built-in circuitry and method to test connector loading
App 20040227637 - Barr, Andrew Harvey ;   et al.
2004-11-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed