loadpatents
Patent applications and USPTO patent grants for Shibayama; Akinori.The latest application filed is for "semiconductor device and layout design method therefor".
Patent | Date |
---|---|
Semiconductor device and layout design method therefor Grant 8,319,257 - Hayashi , et al. November 27, 2 | 2012-11-27 |
Semiconductor Device And Layout Design Method Therefor App 20090085067 - HAYASHI; Kohtaro ;   et al. | 2009-04-02 |
Semiconductor device and layout design method therefor Grant 7,469,396 - Hayashi , et al. December 23, 2 | 2008-12-23 |
Method for computer aided design of semiconductor integrated circuits Grant 7,290,234 - Shibayama October 30, 2 | 2007-10-30 |
Method for computer aided design of semiconductor integrated circuits App 20060288321 - Shibayama; Akinori | 2006-12-21 |
Semiconductor integrated circuit Grant 6,985,396 - Shibayama January 10, 2 | 2006-01-10 |
Semiconductor device and layout design method therefor App 20050274983 - Hayashi, Kohtaro ;   et al. | 2005-12-15 |
Semiconductor memory Grant 6,937,532 - Hatanaka , et al. August 30, 2 | 2005-08-30 |
Semiconductor device and semiconductor memory device Grant 6,920,079 - Shibayama July 19, 2 | 2005-07-19 |
Semiconductor device and semiconductor memory device App 20050041499 - Shibayama, Akinori | 2005-02-24 |
Semiconductor memory App 20040022098 - Hatanaka, Ichiro ;   et al. | 2004-02-05 |
Semiconductor integrated circuit App 20040013015 - Shibayama, Akinori | 2004-01-22 |
Multi-bank semiconductor memory device Grant 6,597,621 - Tsuji , et al. July 22, 2 | 2003-07-22 |
Semiconductor memory Grant 6,392,953 - Yamada , et al. May 21, 2 | 2002-05-21 |
Multi-bank semiconductor memory device App 20020031035 - Tsuji, Takaharu ;   et al. | 2002-03-14 |
Semiconductor memory App 20010028588 - Yamada, Toshio ;   et al. | 2001-10-11 |
Semiconductor memory Grant 6,275,434 - Yamada , et al. August 14, 2 | 2001-08-14 |
Semiconductor storage device with synchronized selection of normal and redundant columns Grant 6,219,285 - Murakuki , et al. April 17, 2 | 2001-04-17 |
Semiconductor integrated circuit Grant 6,121,786 - Yamagami , et al. September 19, 2 | 2000-09-19 |
Semiconductor integrated circuit Grant 5,881,012 - Kawasaki , et al. March 9, 1 | 1999-03-09 |
Tristate voltage boosted integrated circuit Grant 5,680,071 - Senoh , et al. October 21, 1 | 1997-10-21 |
Internal reduced-voltage generator for semiconductor integrated circuit Grant 5,554,953 - Shibayama , et al. September 10, 1 | 1996-09-10 |
Reference potential generating circuit and semiconductor integrated circuit arrangement using the same Grant 5,545,977 - Yamada , et al. August 13, 1 | 1996-08-13 |
Power circuit for a semiconductor apparatus Grant 5,424,629 - Fujiwara , et al. June 13, 1 | 1995-06-13 |
Method for testing a semiconductor integrated circuit having self testing circuit Grant 5,355,081 - Nakata , et al. October 11, 1 | 1994-10-11 |
Substrate potential generator Grant 5,341,035 - Shibayama , et al. August 23, 1 | 1994-08-23 |
Semiconductor memory device having an improved refresh operation Grant 5,251,177 - Akamatsu , et al. October 5, 1 | 1993-10-05 |
Semiconductor integrated circuit and a method of testing the same Grant 5,248,936 - Nakata , et al. September 28, 1 | 1993-09-28 |
Synchrotron radiation source with beam stabilizers Grant 5,177,448 - Ikeguchi , et al. January 5, 1 | 1993-01-05 |
Method of synchrotron acceleration and circular accelerator Grant 4,992,745 - Hirota , et al. February 12, 1 | 1991-02-12 |
Digital-to-analog converting apparatus equipped with calibrating function Grant 4,835,535 - Shibayama , et al. May 30, 1 | 1989-05-30 |
Electron beam exposure system Grant 4,532,598 - Shibayama , et al. July 30, 1 | 1985-07-30 |
Digital-to-analog conversion system with compensation circuit Grant 4,316,178 - Shibayama , et al. February 16, 1 | 1982-02-16 |
Analog comparator Grant 4,161,700 - Fujikata , et al. July 17, 1 | 1979-07-17 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.