loadpatents
Patent applications and USPTO patent grants for Shibata; Hidenori.The latest application filed is for "semiconductor device".
Patent | Date |
---|---|
Semiconductor device Grant 9,305,863 - Shibata , et al. April 5, 2 | 2016-04-05 |
Semiconductor device Grant 8,552,550 - Shimada , et al. October 8, 2 | 2013-10-08 |
Semiconductor Device App 20130105990 - SHIBATA; Hidenori ;   et al. | 2013-05-02 |
Semiconductor Device App 20120139101 - SHIMADA; JUNICHI ;   et al. | 2012-06-07 |
Semiconductor device and wiring auxiliary pattern generating method App 20070262454 - Shibata; Hidenori | 2007-11-15 |
Semiconductor Device Layout Inspection Method App 20070136702 - MUKAI; Kiyohito ;   et al. | 2007-06-14 |
Solid-state image pickup apparatus Grant 7,224,003 - Nakamura , et al. May 29, 2 | 2007-05-29 |
Method of producing semiconductor devices Grant 7,214,595 - Kawasaki , et al. May 8, 2 | 2007-05-08 |
Solid-state image pickup apparatus App 20060163684 - Nakamura; Nobuo ;   et al. | 2006-07-27 |
Solid-state image pickup apparatus Grant 7,042,061 - Nakamura , et al. May 9, 2 | 2006-05-09 |
Interconnection structure and method for designing the same Grant 6,943,129 - Hyoto , et al. September 13, 2 | 2005-09-13 |
Method of producing semiconductor devices App 20040266131 - Kawasaki, Atsuko ;   et al. | 2004-12-30 |
Semiconductor device layout inspection method App 20040139407 - Mukai, Kiyohito ;   et al. | 2004-07-15 |
Solid-state image pickup apparatus App 20040108502 - Nakamura, Nobuo ;   et al. | 2004-06-10 |
Interconnection structure and method for designing the same App 20040101996 - Hyoto, Chihiro ;   et al. | 2004-05-27 |
Interconnection structure and method for designing the same Grant 6,710,449 - Hyoto , et al. March 23, 2 | 2004-03-23 |
Solid-state image pickup apparatus Grant 6,690,423 - Nakamura , et al. February 10, 2 | 2004-02-10 |
Interconnection structure and method for designing the same App 20030049945 - Hyoto, Chihiro ;   et al. | 2003-03-13 |
Solid state imaging device with four-phase charge-coupled device and method of manufacturing the same Grant 6,335,220 - Shioyama , et al. January 1, 2 | 2002-01-01 |
Semiconductor device of multi-layered wiring structure and method of manufacturing the same App 20010021580 - Shibata, Hidenori | 2001-09-13 |
Semiconductor device geometrical pattern correction process and geometrical pattern extraction process Grant 6,183,920 - Tsujikawa , et al. February 6, 2 | 2001-02-06 |
Method for correcting mask pattern for use in manufacturing of semiconductor integrated circuit Grant 6,168,891 - Shibata January 2, 2 | 2001-01-02 |
Method and apparatus for generating planarizing pattern and semiconductor integrated circuit device Grant 5,970,238 - Shibata , et al. October 19, 1 | 1999-10-19 |
Solid-state image sensor employing a gate and diode for bias charge injection Grant 5,063,449 - Shibata , et al. November 5, 1 | 1991-11-05 |
Solid state image sensors for reproducing high definition images Grant 4,972,254 - Endo , et al. November 20, 1 | 1990-11-20 |
Method of preventing deterioration of palladium oxide anode Grant 4,333,804 - Saito , et al. June 8, 1 | 1982-06-08 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.