Shenoy; Praveen Muraleedharan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Shenoy; Praveen Muraleedharan.The latest application filed is for "superjunction structures for power devices and methods of manufacture".

Company Profile

0.19.16

Shenoy; Praveen Muraleedharan - Pune IN
Shenoy; Praveen Muraleedharan - Wilkes Barre PA
Shenoy; Praveen Muraleedharan - Kochi N/A IN
Shenoy; Praveen Muraleedharan - Magarpatta IN
Shenoy; Praveen Muraleedharan - Magarpatta City IN
Shenoy; Praveen Muraleedharan - Raleigh NC

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Superjunction structures for power devices Grant 9,595,596 - Yedinak , et al. March 14, 2	2017-03-14
Accumulation-mode field effect transistor with improved current capability Grant 9,368,587 - Kocon , et al. June 14, 2	2016-06-14
Superjunction Structures For Power Devices And Methods Of Manufacture App 20150187873 - Yedinak; Joseph A. ; et al.	2015-07-02
Superjunction Structures For Power Devices And Methods Of Manufacture App 20150069567 - Yedinak; Joseph A. ; et al.	2015-03-12
Superjunction structures for power devices Grant 8,928,077 - Lee , et al. January 6, 2	2015-01-06
Method For Forming Accumulation-mode Field Effect Transistor With Improved Current Capability App 20140264573 - KOCON; Christopher Boguslaw ; et al.	2014-09-18
Superjunction structures for power devices and methods of manufacture Grant 8,836,028 - Yedinak , et al. September 16, 2	2014-09-16
Superjunction structures for power devices and methods of manufacture Grant 8,772,868 - Yedinak , et al. July 8, 2	2014-07-08
Superjunction structures for power devices and methods of manufacture Grant 8,673,700 - Yedinak , et al. March 18, 2	2014-03-18
Method for forming accumulation-mode field effect transistor with improved current capability Grant 8,518,777 - Shenoy August 27, 2	2013-08-27
Superjunction Structures for Power Devices and Methods of Manufacture App 20120273884 - Yedinak; Joseph A. ; et al.	2012-11-01
Superjunction Structures for Power Devices and Methods of Manufacture App 20120273916 - Yedinak; Joseph A. ; et al.	2012-11-01
Superjunction Structures for Power Devices and Methods of Manufacture App 20120273875 - Yedinak; Joseph A. ; et al.	2012-11-01
Superjunction Structures for Power Devices and Methods of Manufacture App 20120276701 - Yedinak; Joseph A. ; et al.	2012-11-01
Method for Forming Accumulation-mode Field Effect Transistor with Improved Current Capability App 20120178228 - Koon; Christopher Boguslaw ; et al.	2012-07-12
Structure and method for forming accumulation-mode field effect transistor with improved current capability Grant 7,936,008 - Shenoy May 3, 2	2011-05-03
Wide Bandgap Device In Parallel With A Device That Has A Lower Avalanche Breakdown Voltage And A Higher Forward Voltage Drop Than The Wide Bandgap Device App 20110089432 - Yedinak; Joseph A. ; et al.	2011-04-21
Wide Bandgap Device In Parallel With A Device That Has A Lower Avalanche Breakdown Voltage And A Higher Forward Voltage Drop Than The Wide Bandgap Device App 20090315040 - Yedinak; Joseph A. ; et al.	2009-12-24
Wide bandgap device in parallel with a device that has a lower avalanche breakdown voltage and a higher forward voltage drop than the wide bandgap device Grant 7,586,156 - Yedinak , et al. September 8, 2	2009-09-08
Method of making a MOS-gated transistor with reduced miller capacitance Grant 7,534,683 - Shenoy , et al. May 19, 2	2009-05-19
Structure and Method for Forming Accumulation-mode Field Effect Transistor with Improved Current Capability App 20080211012 - Kocon; Christopher Boguslaw ; et al.	2008-09-04
Avalanche Protection For Wide Bandgap Devices App 20080042143 - Yedinak; Joseph A. ; et al.	2008-02-21
Method of Making a MOS-Gated Transistor with Reduced Miller Capacitance App 20070264782 - Shenoy; Praveen Muraleedharan ; et al.	2007-11-15
MOS-gated transistor with reduced miller capacitance Grant 7,265,415 - Shenoy , et al. September 4, 2	2007-09-04
MOS-gated transistor with reduced miller capacitance App 20060076617 - Shenoy; Praveen Muraleedharan ; et al.	2006-04-13
Quick punch through IGBT having gate-controllable DI/DT and reduced EMI during inductive turn off Grant 6,831,329 - Yedinak , et al. December 14, 2	2004-12-14
Soft recovery power diode Grant 6,737,731 - Shenoy May 18, 2	2004-05-18
Trench Mosfet With Reduced Miller Capacitance App 20030085431 - Shenoy, Praveen Muraleedharan	2003-05-08
Quick punch through IGBT having gate-controllable di/dt and reduced EMI during inductive turn off App 20030080377 - Yedinak, Joseph A. ; et al.	2003-05-01
Static-induction transistors having heterojunction gates and methods of forming same Grant 5,753,938 - Thapar , et al. May 19, 1	1998-05-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.