loadpatents
name:-0.031970024108887
name:-0.019887208938599
name:-0.0080571174621582
Shen; Tzer-Min Patent Filings

Shen; Tzer-Min

Patent Applications and Registrations

Patent applications and USPTO patent grants for Shen; Tzer-Min.The latest application filed is for "dipoles in semiconductor devices".

Company Profile
8.21.32
  • Shen; Tzer-Min - Hsinchu TW
  • Shen; Tzer-Min - Hsinchu City TW
  • Shen; Tzer-Min - Hsinchu City 300 TW
  • Shen; Tzer-Min - Hsin-Chu TW
  • Shen; Tzer-Min - Hsin-Chu City TW
  • Shen; Tzer-Min - Nantou City TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Dipoles In Semiconductor Devices
App 20220310846 - Chang; Hsiang-Pi ;   et al.
2022-09-29
Graphene Layer For Low Resistance Contacts And Damascene Interconnects
App 20220285221 - Khaderbad; Mrunal Abhijith ;   et al.
2022-09-08
Effective Work Function Tuning Via Silicide Induced Interface Dipole Modulation For Metal Gates
App 20220223693 - Tung; Yen-Tien ;   et al.
2022-07-14
Semiconductor Device And Manufacturing Method Thereof
App 20220173224 - LIN; Han-Yu ;   et al.
2022-06-02
Contact Structures In Semiconductor Devices
App 20220045188 - Chang; Hsu-Kai ;   et al.
2022-02-10
2d-Channel Transistor Structure with Source-Drain Engineering
App 20220045176 - Sathaiya; Dhanyakumar Mahaveer ;   et al.
2022-02-10
Contact Structures In Semicondcutor Devices
App 20220037500 - WANG; Sung-Li ;   et al.
2022-02-03
Spacer Structure For Semiconductor Device And Method For Forming The Same
App 20220020644 - LIN; Han-Yu ;   et al.
2022-01-20
Memory Circuit And Write Method
App 20210375345 - WEI; Huan-Sheng ;   et al.
2021-12-02
Dual Channel Structure
App 20210305372 - Khaderbad; Mrunal Abhijith ;   et al.
2021-09-30
Integrated Circuit Structure and Method with Hybrid Orientation for FinFET
App 20210296485 - Shen; Tzer-Min ;   et al.
2021-09-23
Integrated circuit structure and method with hybrid orientation for FinFET
Grant 11,031,418 - Shen , et al. June 8, 2
2021-06-08
Negative capacitance finFET and method of fabricating thereof
Grant 10,879,238 - Ching , et al. December 29, 2
2020-12-29
Channel strain inducing architecture and doping technique at replacement poly gate (RPG) stage
Grant 10,861,972 - Wu , et al. December 8, 2
2020-12-08
Source and drain dislocation fabrication in FinFETs
Grant RE48,304 - Wu , et al. November 10, 2
2020-11-10
Integrated Circuit Structure and Method with Hybrid Orientation for FinFET
App 20200152666 - Shen; Tzer-Min ;   et al.
2020-05-14
Integrated circuit structure and method with hybrid orientation for FinFET
Grant 10,535,680 - Shen , et al. Ja
2020-01-14
Channel Strain Inducing Architecture And Doping Technique At Replacement Poly Gate (rpg) Stage
App 20190245089 - Wu; Zhiqiang ;   et al.
2019-08-08
Negative Capacitance Finfet And Method Of Fabricating Thereof
App 20190237464 - CHING; Kuo-Cheng ;   et al.
2019-08-01
Channel strain inducing architecture and doping technique at replacement poly gate (RPG) stage
Grant 10,276,717 - Wu , et al.
2019-04-30
Integrated Circuit Structure and Method with Hybrid Orientation for FinFET
App 20190006391 - Shen; Tzer-Min ;   et al.
2019-01-03
MOSFET structure with T-shaped epitaxial silicon channel
Grant 9,653,545 - Dhanyakumar , et al. May 16, 2
2017-05-16
Channel Strain Inducing Architecture and Doping Technique at Replacement Poly Gate (RPG) Stage
App 20160365447 - Wu; Zhiqiang ;   et al.
2016-12-15
Channel strain inducing architecture and doping technique at replacement poly gate (RPG) stage
Grant 9,455,346 - Wu , et al. September 27, 2
2016-09-27
SOI transistors with improved source/drain structures with enhanced strain
Grant 9,263,345 - Goto , et al. February 16, 2
2016-02-16
Source and drain dislocation fabrication in FinFETs
Grant 9,230,828 - Wu , et al. January 5, 2
2016-01-05
Mosfet Structure With T-shaped Epitaxial Silicon Channel
App 20150194485 - DHANYAKUMAR; Mahaveer Sathaiya ;   et al.
2015-07-09
Channel Strain Inducing Architecture And Doping Technique At Replacement Poly Gate (rpg) Stage
App 20150162445 - Wu; Zhiqiang ;   et al.
2015-06-11
MOSFET structure with T-shaped epitaxial silicon channel
Grant 9,000,526 - Dhanyakumar , et al. April 7, 2
2015-04-07
Method for forming a semiconductor transistor device with optimized dopant profile
Grant 8,993,424 - Liu , et al. March 31, 2
2015-03-31
Source and Drain Dislocation Fabrication in FinFETs
App 20140349458 - Wu; Zhiqiang ;   et al.
2014-11-27
Source and drain dislocation fabrication in FinFETs
Grant 8,866,235 - Wu , et al. October 21, 2
2014-10-21
Source and Drain Dislocation Fabrication in FinFETs
App 20140131812 - Wu; Zhiqiang ;   et al.
2014-05-15
Soi Transistors With Improved Source/drain Structures With Enhanced Strain
App 20130277685 - GOTO; Ken-Ichi ;   et al.
2013-10-24
Semiconductor Transistor Device With Optimized Dopant Profile
App 20130113041 - LIU; Chia-Wen ;   et al.
2013-05-09
Mosfet Structure With T-shaped Epitaxial Silicon Channel
App 20130113047 - Dhanyakumar; Mahaveer Sathaiya ;   et al.
2013-05-09
Semiconductor MOS transistor device and method for making the same
Grant 7,749,833 - Ting , et al. July 6, 2
2010-07-06
Method for fabricating strained-silicon CMOS transistors
Grant 7,618,856 - Ting , et al. November 17, 2
2009-11-17
Semiconductor Device
App 20090224328 - Ting; Shyh-Fann ;   et al.
2009-09-10
Method of fabricating strained-silicon transistors
Grant 7,550,356 - Huang , et al. June 23, 2
2009-06-23
Semiconductor Mos Transistor Device And Method For Making The Same
App 20090137089 - Ting; Shyh-Fann ;   et al.
2009-05-28
Semiconductor MOS transistor device and method for making the same
Grant 7,508,053 - Ting , et al. March 24, 2
2009-03-24
Semiconductor Mos Transistor Device And Method For Making The Same
App 20080093627 - Ting; Shyh-Fann ;   et al.
2008-04-24
Semiconductor MOS transistor device and method for making the same
Grant 7,342,284 - Ting , et al. March 11, 2
2008-03-11
Semiconductor Mos Transistor Device And Method For Making The Same
App 20070187727 - Ting; Shyh-Fann ;   et al.
2007-08-16
Method For Fabricating Strained-silicon Cmos Transistors
App 20070128783 - Ting; Shyh-Fann ;   et al.
2007-06-07
Method of fabricating strained-silicon transistors
App 20070111416 - Huang; Cheng-Tung ;   et al.
2007-05-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed