loadpatents
name:-0.023746967315674
name:-0.015753984451294
name:-0.01545786857605
SHEN; Meng-Hung Patent Filings

SHEN; Meng-Hung

Patent Applications and Registrations

Patent applications and USPTO patent grants for SHEN; Meng-Hung.The latest application filed is for "methods of resistance and capacitance reduction to circuit output nodes".

Company Profile
14.13.20
  • SHEN; Meng-Hung - Hsinchu County TW
  • SHEN; Meng-Hung - Hsinchu TW
  • Shen; Meng-Hung - Zhudong Township TW
  • SHEN; Meng-Hung - Zhubei City TW
  • Shen; Meng-Hung - Zhubei TW
  • Shen; Meng-Hung - Hsin-Chu TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Methods Of Resistance And Capacitance Reduction To Circuit Output Nodes
App 20220238515 - LAI; Po-Chia ;   et al.
2022-07-28
Methods of resistance and capacitance reduction to circuit output nodes
Grant 11,309,311 - Lai , et al. April 19, 2
2022-04-19
Semiconductor Device And Manufacturing Method Thereof
App 20220068791 - CHIU; Te-Hsin ;   et al.
2022-03-03
Methods Of Resistance And Capacitance Reduction To Circuit Output Nodes
App 20210249407 - LAI; Po-Chia ;   et al.
2021-08-12
Dummy MOL removal for performance enhancement
Grant 11,043,426 - Yang , et al. June 22, 2
2021-06-22
Low-power Flip Flop Circuit
App 20210175876 - LAI; Po-Chia ;   et al.
2021-06-10
Middle-end-of-line Strap For Standard Cell
App 20210118793 - SHEN; Meng-Hung ;   et al.
2021-04-22
Low-power flip flop circuit
Grant 10,931,264 - Lai , et al. February 23, 2
2021-02-23
Middle-end-of-line strap for standard cell
Grant 10,879,173 - Shen , et al. December 29, 2
2020-12-29
Integrated Circuit, System For And Method Of Forming An Integrated Circuit
App 20200320244 - YANG; Jung-Chan ;   et al.
2020-10-08
Dummy MOL removal for performance enhancement
Grant 10,784,168 - Yang , et al. Sept
2020-09-22
Integrated circuit, system for and method of forming an integrated circuit
Grant 10,740,531 - Yang , et al. A
2020-08-11
Dummy Mol Removal For Performance Enhancement
App 20200020588 - Yang; Hui-Ting ;   et al.
2020-01-16
Low-power Flip Flop Circuit
App 20190296719 - LAI; Po-Chia ;   et al.
2019-09-26
Low power flip flop circuit
Grant 10,326,430 - Lai , et al.
2019-06-18
Middle-end-of-line Strap For Standard Cell
App 20190164883 - SHEN; Meng-Hung ;   et al.
2019-05-30
Integrated Circuit, System For And Method Of Forming An Integrated Circuit
App 20190102503 - YANG; Jung-Chan ;   et al.
2019-04-04
Middle end-of-line strap for standard cell
Grant 10,204,857 - Shen , et al. Feb
2019-02-12
Dummy Mol Removal For Performance Enhancement
App 20190043759 - Yang; Hui-Ting ;   et al.
2019-02-07
Dummy MOL removal for performance enhancement
Grant 10,096,522 - Yang , et al. October 9, 2
2018-10-09
Low Power Flip Flop Circuit
App 20180152175 - LAI; Po-Chia ;   et al.
2018-05-31
Integrated Circuit, System For And Method Of Forming An Integrated Circuit
App 20180150589 - YANG; Jung-Chan ;   et al.
2018-05-31
Middle-end-of-line Strap For Standard Cell
App 20180096930 - SHEN; Meng-Hung ;   et al.
2018-04-05
Semiconductor device including source/drain contact having height below gate stack
Grant 9,917,050 - Chen , et al. March 13, 2
2018-03-13
Middle end-of-line strap for standard cell
Grant 9,837,353 - Shen , et al. December 5, 2
2017-12-05
Dummy Mol Removal For Performance Enhancement
App 20170323832 - Yang; Hui-Ting ;   et al.
2017-11-09
Middle-end-of-line Strap For Standard Cell
App 20170256484 - SHEN; Meng-Hung ;   et al.
2017-09-07
Structure And Method For Semiconductor Device
App 20170040259 - Chen; Chih-Liang ;   et al.
2017-02-09
Method of forming semiconductor device including source/drain contact having height below gate stack
Grant 9,478,636 - Chen , et al. October 25, 2
2016-10-25
Clock circuit and method of operating the same
Grant 9,442,510 - Tzeng , et al. September 13, 2
2016-09-13
Clock Circuit And Method Of Operating The Same
App 20160147252 - TZENG; Jiann-Tyng ;   et al.
2016-05-26
Clock Gating Circuits And Circuit Arrangements Including Clock Gating Circuits
App 20160077544 - Tzeng; Jiann-Tyng ;   et al.
2016-03-17
Structure and Method for Semiconductor Device
App 20150332962 - Chen; Chih-Liang ;   et al.
2015-11-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed