loadpatents
name:-0.3642749786377
name:-0.12900805473328
name:-0.087368965148926
Shaurette; Greg P. Patent Filings

Shaurette; Greg P.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Shaurette; Greg P..The latest application filed is for "systems and methods for obfuscating a circuit design".

Company Profile
3.6.9
  • Shaurette; Greg P. - Tahoe City CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Systems And Methods For Obfuscating A Circuit Design
App 20220277126 - Irissou; Bertrand ;   et al.
2022-09-01
Systems and methods for obfuscating a circuit design
Grant 11,301,609 - Irissou , et al. April 12, 2
2022-04-12
Methods For Engineering Integrated Circuit Design And Development
App 20220043956 - Irissou; Bertrand ;   et al.
2022-02-10
Systems And Methods For Obfuscating A Circuit Design
App 20220027544 - Irissou; Bertrand ;   et al.
2022-01-27
Methods for engineering integrated circuit design and development
Grant 11,182,526 - Irissou , et al. November 23, 2
2021-11-23
Systems And Methods For Obfuscating A Circuit Design
App 20200285795 - Irissou; Bertrand ;   et al.
2020-09-10
Systems and methods for obfuscating a circuit design
Grant 10,671,700 - Irissou , et al.
2020-06-02
Methods For Engineering Integrated Circuit Design And Development
App 20200089833 - Irissou; Bertrand ;   et al.
2020-03-19
Systems And Methods For Obfuscating A Circuit Design
App 20190392105 - Irissou; Bertrand ;   et al.
2019-12-26
Methods for engineering integrated circuit design and development
Grant 10,452,802 - Irissou , et al. Oc
2019-10-22
Systems for engineering integrated circuit design and development
Grant 10,437,953 - Irissou , et al. O
2019-10-08
Systems and methods for obfuscating a circuit design
Grant 10,423,748 - Irissou , et al. Sept
2019-09-24
Methods For Engineering Integrated Circuit Design And Development
App 20180011958 - Irissou; Bertrand ;   et al.
2018-01-11
Systems For Engineering Integrated Circuit Design And Development
App 20180011948 - Irissou; Bertrand ;   et al.
2018-01-11
Systems And Methods For Obfuscating A Circuit Design
App 20180011959 - Irissou; Bertrand ;   et al.
2018-01-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed