Shahrokhinia; Sassan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Shahrokhinia; Sassan.The latest application filed is for "power multiplexing with an active load".

Company Profile

1.8.9

Shahrokhinia; Sassan - San Diego CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Power multiplexing with an active load Grant 10,317,968 - Pant , et al.	2019-06-11
Power Multiplexing with an Active Load App 20180284859 - Pant; Harshat ; et al.	2018-10-04
Adaptive power multiplexing with a power distribution network Grant 9,990,022 - Wong , et al. June 5, 2	2018-06-05
Link layer to physical layer (PHY) serial interface Grant 9,971,730 - Remple , et al. May 15, 2	2018-05-15
Digital sub-regulators Grant 9,899,922 - Remple , et al. February 20, 2	2018-02-20
Adaptive Power Multiplexing With A Power Distribution Network App 20180004276 - Wong; Mong Chit ; et al.	2018-01-04
Embedded universal serial bus (USB) debug (EUD) for multi-interfaced debugging in electronic systems Grant 9,684,578 - Remple , et al. June 20, 2	2017-06-20
Capacitively Coupling Differential Data Lines Of A Usb2 Physical Layer Interface Transceiver (phy) To One Or More Components Of A High Speed Module In Response To A Transition Of The Phy Into High Speed Mode App 20170168979 - REMPLE; Terrence ; et al.	2017-06-15
Circuits and methods providing dead time adjustment at a synchronous buck converter Grant 9,654,002 - Doyle , et al. May 16, 2	2017-05-16
Single Ldo For Multiple Voltage Domains App 20170052552 - Mahmoudi; Farsheed ; et al.	2017-02-23
Precision Bandgap Reference App 20160266598 - Wong; Mong Chit ; et al.	2016-09-15
Embedded Universal Serial Bus (usb) Debug (eud) For Multi-interfaced Debugging In Electronic Systems App 20160124822 - Remple; Terrence Brian ; et al.	2016-05-05
Circuits And Methods Providing Dead Time Adjustment At A Synchronous Buck Converter App 20160118893 - Doyle; James Thomas ; et al.	2016-04-28
Link Layer To Physical Layer (phy) Serial Interface App 20150363349 - Remple; Terrence Brian ; et al.	2015-12-17
Interface between digital and analog circuits Grant 8,078,122 - Sahota , et al. December 13, 2	2011-12-13
Interface between digital and analog circuits App 20040023620 - Sahota, Gurkanwal ; et al.	2004-02-05
Method and circuit for providing interface signals between integrated circuits Grant 6,615,027 - Sahota , et al. September 2, 2	2003-09-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.