Seshan; Natarajan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Seshan; Natarajan.The latest application filed is for "systems and methods for implementing redundancy for tile-based intelligence processing computing architecture".

Company Profile

1.18.5

Seshan; Natarajan - Austin TX
Seshan; Natarajan - Houston TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Systems And Methods For Implementing Redundancy For Tile-based Intelligence Processing Computing Architecture App 20210280266 - Parikh; Malav ; et al.	2021-09-09
Systems and methods for implementing redundancy for tile-based intelligence processing computing architecture Grant 11,049,586 - Parikh , et al. June 29, 2	2021-06-29
Systems And Methods For Implementing Redundancy For Tile-based Intelligence Processing Computing Architecture App 20210158889 - Parikh; Malav ; et al.	2021-05-27
Apparatus and method for an interface unit for data transfer between a host processing unit and a multi-target digital signal processing unit in an asynchronous transfer mode Grant 7,570,646 - Li , et al. August 4, 2	2009-08-04
Microprocessor with an instruction immediately next to a branch instruction for adding a constant to a program counter Grant 6,889,320 - Davis , et al. May 3, 2	2005-05-03
Multi-channel serial port with programmable features Grant 6,609,163 - Nguyen , et al. August 19, 2	2003-08-19
Apparatus and method for an interface unit for data transfer between a host processing unit and a multi-target digital signal processing unit in an asynchronous transfer mode App 20030076839 - Li, Martin ; et al.	2003-04-24
Apparatus and method for an interface unit for data transfer between processing units in the asynchronous transfer mode App 20030046457 - Anjanaiah, Shakuntala ; et al.	2003-03-06
Apparatus and method for an interface unit for data transfer between data processing units in the asynchronous transfer mode and in the I/O mode App 20020136220 - Anjanaiah, Shakuntala ; et al.	2002-09-26
Processor with conditional execution of every instruction Grant 6,374,346 - Seshan , et al. April 16, 2	2002-04-16
Direct memory access controller with split channel transfer capability and FIFO buffering Grant 6,311,234 - Seshan , et al. October 30, 2	2001-10-30
Microprocessor Grant 6,182,203 - Simar, Jr. , et al. January 30, 2	2001-01-30
Multi-channel serial port with programmable features Grant 6,167,466 - Nguyen , et al. December 26, 2	2000-12-26
DMA controller with split channel transfer capability and FIFO buffering allowing transmit channel to get ahead of corresponding receive channel by preselected number of elements Grant 6,145,027 - Seshan , et al. November 7, 2	2000-11-07
Method for managing an instruction execution pipeline during debugging of a data processing system Grant 6,112,298 - Deao , et al. August 29, 2	2000-08-29
Method and apparatus for halting a processor and providing state visibility on a pipeline phase basis Grant 6,081,885 - Deao , et al. June 27, 2	2000-06-27
Resuming normal execution by restoring without refetching instructions in multi-word instruction register interrupted by debug instructions loading and processing Grant 6,065,106 - Deao , et al. May 16, 2	2000-05-16
Method and apparatus for DMA boot loading a microprocessor without an internal ROM Grant 6,058,474 - Baltz , et al. May 2, 2	2000-05-02
Processor test port with scan chains and data streaming Grant 6,055,649 - Deao , et al. April 25, 2	2000-04-25
Non-intrusive software breakpoints in a processor instruction execution pipeline Grant 6,016,555 - Deao , et al. January 18, 2	2000-01-18
Maintaining synchronism between a processor pipeline and subsystem pipelines during debugging of a data processing system Grant 5,970,241 - Deao , et al. October 19, 1	1999-10-19
Multicycle NOP Grant 5,958,044 - Brown , et al. September 28, 1	1999-09-28
Method and apparatus for selectively counting consecutive bits Grant 5,841,379 - Seshan , et al. November 24, 1	1998-11-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.