Serrano; Mauricio J.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Serrano; Mauricio J..The latest application filed is for "dual phase matrix-vector multiplication system".

Company Profile

13.36.42

Serrano; Mauricio J. - Bronx NY
Serrano; Mauricio J. - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Dual phase matrix-vector multiplication system Grant 10,984,073 - Serrano , et al. April 20, 2	2021-04-20
Reducing memory access latency in scatter/gather operations Grant 10,884,942 - Horn , et al. January 5, 2	2021-01-05
Predicting indirect branches using problem branch filtering and pattern cache Grant 10,795,683 - Eickemeyer , et al. October 6, 2	2020-10-06
Wide vector execution in single thread mode for an out-of-order processor Grant 10,713,056 - Mueller , et al.	2020-07-14
Wide vector execution in single thread mode for an out-of-order processor Grant 10,705,847 - Mueller , et al.	2020-07-07
Instruction prefetching in a computer processor using a prefetch prediction vector Grant 10,664,279 - Eickemeyer , et al.	2020-05-26
Switching matrix representation for an incremental algorithm computing connected components Grant 10,558,429 - Serrano , et al. Feb	2020-02-11
Dual Phase Matrix-vector Multiplication System App 20190361955 - Serrano; Mauricio J. ; et al.	2019-11-28
Support of Wide Single Instruction Multiple Data (SIMD) Register Vectors through a Virtualization of Multithreaded Vectors in a App 20190294585 - Serrano; Mauricio J. ; et al.	2019-09-26
Dual phase matrix-vector multiplication system Grant 10,417,304 - Serrano , et al. Sept	2019-09-17
Dynamic sequential instruction prefetching Grant 10,379,857 - Eickemeyer , et al. A	2019-08-13
Dual Phase Matrix-vector Multiplication System App 20190188239 - Serrano; Mauricio J. ; et al.	2019-06-20
Instruction Prefetching In A Computer Processor Using A Prefetch Prediction Vector App 20190138312 - EICKEMEYER; RICHARD J. ; et al.	2019-05-09
Wide Vector Execution In Single Thread Mode For An Out-of-order Processor App 20190042265 - Mueller; Silvia M. ; et al.	2019-02-07
Wide Vector Execution In Single Thread Mode For An Out-of-order Processor App 20190042266 - Mueller; Silvia M. ; et al.	2019-02-07
Instruction prefetching in a computer processor using a prefetch prediction vector Grant 10,175,987 - Eickemeyer , et al. J	2019-01-08
Dynamic Sequential Instruction Prefetching App 20180365012 - EICKEMEYER; RICHARD J. ; et al.	2018-12-20
Techniques for dynamic sequential instruction prefetching Grant 10,078,514 - Eickemeyer , et al. September 18, 2	2018-09-18
Branch prediction using multiple versions of history data Grant 9,983,878 - Levitan , et al. May 29, 2	2018-05-29
Redundant transactions for detection of timing sensitive errors Grant 9,928,158 - Cain, III , et al. March 27, 2	2018-03-27
Switching Matrix Representation For An Incremental Algorithm Computing Connected Components App 20180060038 - Serrano; Mauricio J. ; et al.	2018-03-01
Branch prediction using multiple versions of history data Grant 9,904,551 - Levitan , et al. February 27, 2	2018-02-27
Branch prediction using multiple versions of history data Grant 9,898,295 - Levitan , et al. February 20, 2	2018-02-20
Reducing Memory Access Latency In Scatter/gather Operations App 20170336971 - HORN; William Pettit ; et al.	2017-11-23
Instruction Prefetching In A Computer Processor App 20170269937 - EICKEMEYER; RICHARD J. ; et al.	2017-09-21
Branch Prediction Using Multiple Versions Of History Data App 20170046162 - Levitan; David S. ; et al.	2017-02-16
Branch Prediction Using Multiple Versions Of History Data App 20170046161 - Levitan; David S. ; et al.	2017-02-16
Branch prediction using multiple versions of history data Grant 9,495,164 - Levitan , et al. November 15, 2	2016-11-15
Compressed indirect prediction caches Grant 9,483,271 - Karkhanis , et al. November 1, 2	2016-11-01
Detection of hardware errors using redundant transactions for system test Grant 9,459,979 - Cain, III , et al. October 4, 2	2016-10-04
Branch Prediction Using Multiple Versions Of History Data App 20160216972 - Levitan; David S. ; et al.	2016-07-28
Redundant Transactions for Detection of Timing Sensitive Errors App 20160147639 - Cain, III; Harold W. ; et al.	2016-05-26
Transitioning the Processor Core from Thread to Lane Mode and Enabling Data Transfer Between the Two Modes App 20160147537 - Edelsohn; David J. ; et al.	2016-05-26
Transitioning the Processor Core from Thread to Lane Mode and Enabling Data Transfer Between the Two Modes App 20160147536 - Edelsohn; David J. ; et al.	2016-05-26
Transactions for checkpointing and reverse execution Grant 9,304,863 - Cain, III , et al. April 5, 2	2016-04-05
Redundant Transactions For System Test App 20160092331 - Cain, III; Harold W. ; et al.	2016-03-31
Redundant transactions for detection of timing sensitive errors Grant 9,251,014 - Cain, III , et al. February 2, 2	2016-02-02
Predicting Indirect Branches Using Problem Branch Filtering And Pattern Cache App 20150363201 - Eickemeyer; Richard J. ; et al.	2015-12-17
Branch Prediction Using Multiple Versions Of History Data App 20150331691 - Levitan; David S. ; et al.	2015-11-19
Hardware-assisted program trace collection with selectable call-signature capture Grant 9,189,365 - Frazier , et al. November 17, 2	2015-11-17
Compressed Indirect Prediction Caches App 20150186145 - Karkhanis; Tejas ; et al.	2015-07-02
Redundant Transactions For System Test App 20150046758 - Cain, III; Harold W. ; et al.	2015-02-12
Redundant Transactions for Detection of Timing Sensitive Errors App 20150046752 - Cain, III; Harold W. ; et al.	2015-02-12
Tracking Long Ghv In High Performance Out-of-order Superscalar Processors App 20150032997 - Eickemeyer; Richard J. ; et al.	2015-01-29
Transactions For Checkpointing And Reverse Execution App 20140281710 - Cain, III; Harold W. ; et al.	2014-09-18
Adaptive next-executing-cycle trace selection for trace-driven code optimizers Grant 8,756,581 - Castanos , et al. June 17, 2	2014-06-17
Tracking a programs calling context using a hybrid code signature Grant 8,756,582 - Serrano June 17, 2	2014-06-17
Hardware-assisted Program Trace Collection With Selectable Call-signature Capture App 20140059523 - Frazier; Giles R. ; et al.	2014-02-27
Data placement optimization using data context collected during garbage collection Grant 8,621,150 - Serrano , et al. December 31, 2	2013-12-31
Hardware-assisted Program Trace Collection With Selectable Call-signature Capture App 20130055033 - Frazier; Giles R. ; et al.	2013-02-28
Tracking A Programs Calling Context Using A Hybrid Code Signature App 20130054942 - Serrano; Mauricio J.	2013-02-28
Redundant Transactional Memory App 20130019083 - Cain, III; Harold W. ; et al.	2013-01-17
Reducing Overhead and Increasing Precision with Code Instrumentation App 20120226477 - Cascaval; Gheorghe C. ; et al.	2012-09-06
Adaptive Next-executing-cycle Trace Selection For Trace-driven Code Optimizers App 20120204164 - Castanos; Jose G. ; et al.	2012-08-09
Branch Trace History Compression App 20120005463 - Mestan; Brian R. ; et al.	2012-01-05
Data Placement Optimization Using Data Context Collected During Garbage Collection App 20110252199 - Serrano; Mauricio J. ; et al.	2011-10-13
Preferred write-mostly data cache replacement policies Grant 7,921,260 - Cain, III , et al. April 5, 2	2011-04-05
Target branch prediction using a plurality of tables Grant 7,900,026 - Park , et al. March 1, 2	2011-03-01
Mechanism for data cache replacement based on region policies Grant 7,793,049 - Cain , et al. September 7, 2	2010-09-07
Methods and apparatus to dynamically insert prefetch instructions based on garbage collector analysis and layout of objects Grant 7,577,947 - Subramoney , et al. August 18, 2	2009-08-18
Preferred Write-mostly Data Cache Replacement Policies App 20090113132 - Cain, III; Harold Wade ; et al.	2009-04-30
Mechanism For Data Cache Replacement Based On Region Policies App 20090113135 - Cain; Harold W. ; et al.	2009-04-30
Target Branch Prediction Using Correlation Of Local Target Histories App 20090037708 - Park; Il ; et al.	2009-02-05
System for target branch prediction using correlation of local target histories including update inhibition for inefficient entries Grant 7,434,037 - Park , et al. October 7, 2	2008-10-07
Methods and apparatus to dynamically insert prefetch instructions based on compiler and garbage collector analysis Grant 7,389,385 - Serrano , et al. June 17, 2	2008-06-17
System and method for target branch prediction using correlation of local target histories App 20070239974 - Park; II ; et al.	2007-10-11
Method for compiling program components in a mixed static and dynamic environment Grant 6,973,646 - Bordawekar , et al. December 6, 2	2005-12-06
Methods and apparatus to dynamically insert prefetch instructions based on garbage collector analysis and layout of objects App 20050138329 - Subramoney, Sreenivas ; et al.	2005-06-23
Methods and apparatus to dynamically insert prefetch instructions based on compiler and garbage collector analysis App 20050138294 - Serrano, Mauricio J. ; et al.	2005-06-23
Memory trace buffer App 20050120337 - Serrano, Mauricio J. ; et al.	2005-06-02
Method for optimizing locks in computer programs Grant 6,530,079 - Choi , et al. March 4, 2	2003-03-04
Method for optimizing creation and destruction of objects in computer programs Grant 6,381,738 - Choi , et al. April 30, 2	2002-04-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.