SEO; Jun

Patent Applications and Registrations

Patent applications and USPTO patent grants for SEO; Jun.The latest application filed is for "device for detecting an edge using segmentation information and method thereof".

Company Profile

0.30.37

SEO; Jun - Daejeon KR
Seo; Jun - Asan-si KR
Seo; Jun - Yongin-si N/A KR
Seo; Jun - Seoul N/A KR
Seo; Jun - Gyeonggi-do KR
Seo; Jun - Suwon-si KR
Seo; Jun - Kyeonggi-do KR
Seo, Jun - Hwaseong-gun KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Device For Detecting An Object Using Feature Transforamtion And Method Thereof App 20220261576 - SEO; Jun ; et al.	2022-08-18
Device For Detecting An Edge Using Segmentation Information And Method Thereof App 20220262006 - PARK; Younghyun ; et al.	2022-08-18
Data Processing Apparatus By Learning Of Neural Network, Data Processing Method By Learning Of Neural Network, And Recording Med App 20200257970 - A1	2020-08-13
Manufacturing method for thin film transistor array panel Grant 8,728,882 - Hwang , et al. May 20, 2	2014-05-20
Manufacturing Method For Thin Film Transistor Array Panel App 20130260568 - HWANG; Jae Seung ; et al.	2013-10-03
Switch and method of forming the same Grant 8,391,057 - Kim , et al. March 5, 2	2013-03-05
Methods of fabricating field effect transistors having protruded active regions Grant 8,378,395 - Lee , et al. February 19, 2	2013-02-19
Methods of forming dual damascene structures Grant 8,372,198 - Seo , et al. February 12, 2	2013-02-12
Method of fabricating semiconductor device Grant 8,361,849 - Ryu , et al. January 29, 2	2013-01-29
Plasma Device App 20120285622 - LIM; Ji Man ; et al.	2012-11-15
Electromechanical switch and method of forming the same Grant 8,270,211 - Kim , et al. September 18, 2	2012-09-18
Methods of forming patterns in semiconductor devices Grant 8,216,944 - Kwon , et al. July 10, 2	2012-07-10
Semiconductor device having bar type active pattern Grant 8,106,464 - Cho , et al. January 31, 2	2012-01-31
Method Of Fabricating Semiconductor Device App 20110281428 - Ryu; Yong-Hwan ; et al.	2011-11-17
Method of fabricating semiconductor device Grant 7,989,279 - Ryu , et al. August 2, 2	2011-08-02
Electromechanical Switch And Method Of Forming The Same App 20110182111 - Kim; Min-Sang ; et al.	2011-07-28
Methods of Fabricating Field Effect Transistors Having Protruded Active Regions App 20110095345 - Lee; Ji-Young ; et al.	2011-04-28
Electromechanical switch and method of forming the same Grant 7,929,341 - Kim , et al. April 19, 2	2011-04-19
Dram Devices App 20110006353 - KIM; Min-Sang ; et al.	2011-01-13
Methods of fabricating field effect transistors having protruded active regions Grant 7,863,137 - Lee , et al. January 4, 2	2011-01-04
Methods of Forming Patterns in Semiconductor Devices App 20100221921 - Kwon; Yong-Hyun ; et al.	2010-09-02
Methods of fabricating semiconductor device including fin-fet Grant 7,745,290 - Seo , et al. June 29, 2	2010-06-29
Switch And Method Of Forming The Same App 20100135064 - Kim; Min-Sang ; et al.	2010-06-03
Method of manufacturing semiconductor device having buried gate Grant 7,723,191 - Kang , et al. May 25, 2	2010-05-25
Methods of Fabricating Field Effect Transistors Having Protruded Active Regions App 20100093167 - Lee; Ji-Young ; et al.	2010-04-15
Semiconductor device having bar type active pattern App 20100059807 - Cho; Keun-hwl ; et al.	2010-03-11
Phase change memory devices and methods for fabricating the same Grant 7,667,221 - Song , et al. February 23, 2	2010-02-23
Field effect transistors having protruded active regions and methods of fabricating such transistors Grant 7,655,976 - Lee , et al. February 2, 2	2010-02-02
Vertical-type non-volatile memory device App 20090321816 - Son; Yong-Hoon ; et al.	2009-12-31
Electromechanical Switch And Method Of Forming The Same App 20090237980 - KIM; Min-Sang ; et al.	2009-09-24
Thin layer structure and method of forming the same Grant 7,534,704 - Ha , et al. May 19, 2	2009-05-19
Method of manufacturing integrated circuit device including recessed channel transistor Grant 7,531,414 - Park , et al. May 12, 2	2009-05-12
Method of forming fine patterns using double patterning process Grant 7,531,449 - Park , et al. May 12, 2	2009-05-12
Method of fabricating semiconductor device having contact hole with high aspect-ratio Grant 7,531,450 - Kang , et al. May 12, 2	2009-05-12
Asymmetric source/drain transistor employing selective epitaxial growth (SEG) layer and method of fabricating same Grant 7,524,733 - Seo , et al. April 28, 2	2009-04-28
Field Effect Transistors Having Protruded Active Regions and Methods of Fabricating Such Transistors App 20090014786 - Lee; Ji-Young ; et al.	2009-01-15
Method Of Fabricating Semiconductor Device App 20090011590 - RYU; Yong-Hwan ; et al.	2009-01-08
Semiconductor Device And Method Of Manufacturing The Same App 20080191288 - KWON; Yong-Hyun ; et al.	2008-08-14
Methods of Forming Dual Damascene Structures App 20080149021 - Seo; Jun ; et al.	2008-06-26
Dual Damascene Structure App 20080152866 - Seo; Jun ; et al.	2008-06-26
Method of manufacturing semiconductor device having buried gate App 20080146002 - Kang; Eun-young ; et al.	2008-06-19
Methods Of Fabricating Semiconductor Device Including Fin-fet App 20080124871 - SEO; Jun ; et al.	2008-05-29
Method of forming fine patterns using double patterning process App 20080113511 - Park; Sang-joon ; et al.	2008-05-15
Method Of Manufacturing Integrated Circuit Device Including Recessed Channel Transistor App 20080090356 - PARK; Jong-Chul ; et al.	2008-04-17
Dual damascene structure and methods of forming the same Grant 7,358,126 - Seo , et al. April 15, 2	2008-04-15
Method of manufacturing integrated circuit device including recessed channel transistor Grant 7,326,619 - Park , et al. February 5, 2	2008-02-05
Method Of Fabricating Semiconductor Device Having Contact Hole With High Aspect-ratio App 20070287287 - KANG; Yun-Seung ; et al.	2007-12-13
Phase-change memory device and methods of fabricating the same App 20070210348 - Song; JongHeui ; et al.	2007-09-13
Phase change memory devices and methods for fabricating the same App 20070194294 - Song; Jong-Heui ; et al.	2007-08-23
Asymmetric Source/drain Transistor Employing Selective Epitaxial Growth (seg) Layer And Method Of Fabricating Same App 20070190734 - SEO; Hyeoung-Won ; et al.	2007-08-16
Asymmetric source/drain transistor employing selective epitaxial growth (SEG) layer and method of fabricating same Grant 7,221,023 - Seo , et al. May 22, 2	2007-05-22
Thin layer structure and method of forming the same App 20060286298 - Ha; Jae-Kyu ; et al.	2006-12-21
Dual damascene structure and methods of forming the same App 20060163738 - Seo; Jun ; et al.	2006-07-27
Asymmetric source/drain transistor employing selective epitaxial growth (SEG) layer and method of fabricating same App 20050191813 - Seo, Hyeoung-Won ; et al.	2005-09-01
Method of manufacturing integrated circuit device including recessed channel transistor App 20050042833 - Park, Jong-Chul ; et al.	2005-02-24
Method for forming a self-aligned contact hole in a semiconductor device Grant 6,808,975 - Song , et al. October 26, 2	2004-10-26
Method of manufacturing a semiconductor device with a self-aligned contact Grant 6,784,097 - Seo , et al. August 31, 2	2004-08-31
Method for forming a self-aligned contact hole in a semiconductor device App 20040005786 - Song, Jong-Heui ; et al.	2004-01-08
Semiconductor device with a self-aligned contact and a method of manufacturing the same App 20030211717 - Seo, Jun ; et al.	2003-11-13
Semiconductor device with a self-aligned contact and a method of manufacturing the same App 20030011076 - Seo, Jun ; et al.	2003-01-16
Method for manufacturing gate spacer for self-aligned contact App 20020115249 - Seo, Jun ; et al.	2002-08-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.