Senda; Minoru

Patent Applications and Registrations

Patent applications and USPTO patent grants for Senda; Minoru.The latest application filed is for "semiconductor device for preventing erroneous write to memory cell in switching operational mode between normal mode and standby mode".

Company Profile

0.10.11

Senda; Minoru - Tokyo N/A JP
Senda; Minoru - Hyogo JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor device for preventing erroneous write to memory cell in switching operational mode between normal mode and standby mode Grant 8,593,859 - Agari , et al. November 26, 2	2013-11-26
Semiconductor Device For Preventing Erroneous Write To Memory Cell In Switching Operational Mode Between Normal Mode And Standby Mode App 20110116321 - AGARI; Takeshi ; et al.	2011-05-19
Semiconductor device for preventing erroneous write to memory cell in switching operational mode between normal mode and standby mode Grant 7,894,292 - Agari , et al. February 22, 2	2011-02-22
Semiconductor device Grant 7,630,239 - Senda , et al. December 8, 2	2009-12-08
Semiconductor Device For Preventing Erroneous Write To Memory Cell In Switching Operational Mode Between Normal Mode And Standby Mode App 20090196115 - Agari; Takeshi ; et al.	2009-08-06
Semiconductor device App 20080175066 - Senda; Minoru ; et al.	2008-07-24
Semiconductor device with pump circuit Grant 7,365,578 - Senda , et al. April 29, 2	2008-04-29
Semiconductor device with pump circuit App 20070285146 - Senda; Minoru ; et al.	2007-12-13
Semiconductor device with pump circuit Grant 7,268,612 - Senda , et al. September 11, 2	2007-09-11
Semiconductor device with pump circuit App 20070120592 - Senda; Minoru ; et al.	2007-05-31
Semiconductor device with pump circuit Grant 7,180,362 - Senda , et al. February 20, 2	2007-02-20
Semiconductor device having a boosting circuit to suppress current consumption Grant 6,927,620 - Senda August 9, 2	2005-08-09
Semiconductor device with pump circuit App 20050057288 - Senda, Minoru ; et al.	2005-03-17
Semiconductor device having a boosting circuit to supress current consumption App 20040150463 - Senda, Minoru	2004-08-05
Semiconductor integrated circuit device including a negative power supply circuit Grant 6,737,906 - Senda , et al. May 18, 2	2004-05-18
Semiconductor memory device having refreshing function Grant 6,628,559 - Shimizu , et al. September 30, 2	2003-09-30
Semiconductor integrated circuit device including a negative power supply circuit App 20020175744 - Senda, Minoru ; et al.	2002-11-28
Semiconductor memory device having increased memory capacity while reducing mounting area and stand-by current App 20020159289 - Senda, Minoru ; et al.	2002-10-31
Semiconductor memory device having refreshing function App 20020149985 - Shimizu, Tadayuki ; et al.	2002-10-17
Static semiconductor memory device capable of accurately detecting failure in standby mode App 20020097617 - Senda, Minoru ; et al.	2002-07-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.