loadpatents
name:-0.0066139698028564
name:-0.0096089839935303
name:-0.00068497657775879
Selway; David W. Patent Filings

Selway; David W.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Selway; David W..The latest application filed is for "reliability improvement using signal handler for fault recovery in software emulator".

Company Profile
0.5.6
  • Selway; David W. - Phoenix AZ
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Host computer system emulating target system legacy software and providing for incorporating more powerful application program elements into the flow of the legacy software
Grant 7,809,547 - Guenthner , et al. October 5, 2
2010-10-05
Performance improvement for software emulation of central processor unit utilizing signal handler
Grant 7,684,973 - Guenthner , et al. March 23, 2
2010-03-23
Runtime selection of code variants in a multiprogram computer hardware emulation system
Grant 7,653,527 - Guenther , et al. January 26, 2
2010-01-26
Host computer system emulating target system lagacy software and providing for incorporating more powerful application program elements into the flow of the legacy software
App 20070156391 - Guenthner; Russell W. ;   et al.
2007-07-05
Runtime selection of code variants in a multiprogram computer hardware emulation system
App 20070156385 - Guenthner; Russell W. ;   et al.
2007-07-05
Performance improvement for software emulation of central processor unit utilizing signal handler
App 20070156390 - Guenthner; Russell W. ;   et al.
2007-07-05
Reliability improvement using signal handler for fault recovery in software emulator
App 20070156387 - Guenthner; Russell W. ;   et al.
2007-07-05
Formal proof methods for analyzing circuit loading problems under operating conditions
Grant 6,983,429 - Selway , et al. January 3, 2
2006-01-03
Method for improving performance of critical path in field programmable gate arrays
App 20050097485 - Guenthner, Russell W. ;   et al.
2005-05-05
Formal proof methods for analyzing circuit loading problems under operating conditions
App 20050071793 - Selway, David W. ;   et al.
2005-03-31
Apparatus for phase synchronizing clock signals in a fully redundant computer system
Grant 6,055,362 - Kesner , et al. April 25, 2
2000-04-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed