Sekiguchi; Akihisa

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sekiguchi; Akihisa.The latest application filed is for "formation of a disposable spacer to post dope a gate conductor".

Company Profile

0.9.9

Sekiguchi; Akihisa - Briarcliff Manor NY
Sekiguchi; Akihisa - Tarrytown NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of forming an ultra-thin [[HfSiO]] metal silicate film for high performance CMOS applications and semiconductor structure formed in said method Grant 7,504,700 - Zhu , et al. March 17, 2	2009-03-17
Formation Of A Disposable Spacer To Post Dope A Gate Conductor App 20070205472 - Horak; David V. ; et al.	2007-09-06
Formation of a disposable spacer to post dope a gate conductor Grant 7,229,885 - Horak , et al. June 12, 2	2007-06-12
Forming gate oxides having multiple thicknesses Grant 7,160,771 - Chou , et al. January 9, 2	2007-01-09
ULTRA-THIN Hf-DOPED-SILICON OXYNITRIDE FILM FOR HIGH PERFORMANCE CMOS APPLICATIONS AND METHOD OF MANUFACTURE App 20060237803 - Zhu; Wenjuan ; et al.	2006-10-26
Apparatus And Method For Controlling Process Non-uniformity App 20060096951 - Natzle; Wesley C. ; et al.	2006-05-11
Method of fabricating shallow trench isolation by ultra-thin simox processing App 20050287764 - Doris, Bruce B. ; et al.	2005-12-29
Method of making sub-lithographic features Grant 6,960,510 - Deshpande , et al. November 1, 2	2005-11-01
Method of fabricating shallow trench isolation by ultra-thin SIMOX processing Grant 6,946,358 - Doris , et al. September 20, 2	2005-09-20
Formation of a disposable spacer to post dope a gate conductor App 20050145958 - Horak, David V. ; et al.	2005-07-07
Forming gate oxides having multiple thicknesses App 20050118764 - Chou, Anthony I-Chih ; et al.	2005-06-02
Method Of Fabricating Shallow Trench Isolation By Ultra-thin Simox Processing App 20040241955 - Doris, Bruce B. ; et al.	2004-12-02
Method for separately optimizing thin gate dielectric of PMOS and NMOS transistors within the same semiconductor chip and device manufactured thereby Grant 6,821,833 - Chou , et al. November 23, 2	2004-11-23
Self-aligned optical waveguide to optical fiber connection system Grant 6,819,841 - Germann , et al. November 16, 2	2004-11-16
Self-aligned optical waveguide to optical fiber connection system App 20040062484 - Germann, Roland ; et al.	2004-04-01
Method of making sub-lithographic features App 20040002203 - Deshpande, Sadanand V. ; et al.	2004-01-01
Patterned plasma nitridation for selective epi and silicide formation Grant 6,426,305 - Chou , et al. July 30, 2	2002-07-30
Neutral beam apparatus for in-situ production of reactants and kinetic energy transfer Grant 5,468,955 - Chen , et al. November 21, 1	1995-11-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.