Seitzer; Daryl M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Seitzer; Daryl M..The latest application filed is for "methods and circuits for generating physically unclonable function".

Company Profile

0.19.22

Seitzer; Daryl M. - Beaverton OR
Seitzer; Daryl M. - South Burlington VT
Seitzer; Daryl M. - Essex Junction VT US
Seitzer; Daryl M. - Huntington VT
Seitzer; Daryl M. - Richmond VT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Read only memory (ROM) with redundancy Grant 9,460,811 - Braceras , et al. October 4, 2	2016-10-04
Methods and circuits for generating physically unclonable function Grant 9,202,554 - Chu , et al. December 1, 2	2015-12-01
Methods And Circuits For Generating Physically Unclonable Function App 20150262653 - Chu; Albert M. ; et al.	2015-09-17
Embedded photon emission calibration (EPEC) Grant 9,052,356 - Chu , et al. June 9, 2	2015-06-09
Process variation skew in an SRAM column architecture Grant 8,934,312 - Chu , et al. January 13, 2	2015-01-13
Read Only Memory (rom) With Redundancy App 20140351662 - BRACERAS; George M. ; et al.	2014-11-27
Read only memory (ROM) with redundancy Grant 8,839,054 - Braceras , et al. September 16, 2	2014-09-16
Process Variation Skew In An Sram Column Architecture App 20140211581 - Chu; Albert M. ; et al.	2014-07-31
Current leakage in RC ESD clamps Grant 8,643,987 - Chu , et al. February 4, 2	2014-02-04
Current Leakage In Rc Esd Clamps App 20130293991 - Chu; Albert M. ; et al.	2013-11-07
Reduced current leakage in RC ESD clamps Grant 8,576,526 - Chu , et al. November 5, 2	2013-11-05
Read Only Memory (rom) With Redundancy App 20130275821 - BRACERAS; George M. ; et al.	2013-10-17
Alternate power gating enablement Grant 8,519,772 - Chu , et al. August 27, 2	2013-08-27
Reduced Current Leakage In Rc Esd Clamps App 20130215539 - Chu; Albert M. ; et al.	2013-08-22
Embedded Photon Emission Calibration (epec) App 20130211749 - Chu; Albert M. ; et al.	2013-08-15
Alternate Power Gating Enablement App 20120249213 - CHU; Albert M. ; et al.	2012-10-04
Low Active Power Content Addressable Memory App 20110051484 - Chu; Albert M. ; et al.	2011-03-03
Content Addressable Memory With Hidden Table Update, Design Structure And Method App 20090240875 - Chu; Albert M. ; et al.	2009-09-24
Current control mechanism for dynamic logic keeper circuits in an integrated circuit and method of regulating same Grant 7,573,300 - Abadeer , et al. August 11, 2	2009-08-11
Performance Inversion Detection Circuit And A Design Structure For The Same App 20090179670 - Chu; Albert M. ; et al.	2009-07-16
Method and apparatus for burn-in optimization Grant 7,548,080 - Abadeer , et al. June 16, 2	2009-06-16
Design structure for a current control mechanism for power networks and dynamic logic keeper circuits Grant 7,471,114 - Abadeer , et al. December 30, 2	2008-12-30
Method To Identify And Generate Critical Timing Path Test Vectors App 20080263489 - Canada; Miles G. ; et al.	2008-10-23
Current Control Mechanism For Dynamic Logic Keeper Circuits In An Integrated Circuit And Method Of Regulating Same App 20080169837 - Abadeer; Wagdi W. ; et al.	2008-07-17
Structure For A Current Control Mechanism For Dynamic Logic Keeper Circuits App 20080169839 - Abadeer; Wagdi W. ; et al.	2008-07-17
Method And Apparatus For Burn-in Optimization App 20070085557 - Abadeer; Wagdi W. ; et al.	2007-04-19
Charge modulation network for multiple power domains for silicon-on-insulator technology App 20070008668 - Cain; David A. ; et al.	2007-01-11
Method and apparatus for burn-in optimization Grant 7,141,998 - Abadeer , et al. November 28, 2	2006-11-28
Method And Apparatus For Burn-in Optimization App 20060261835 - Abadeer; Wagdi W. ; et al.	2006-11-23
Charge modulation network for multiple power domains for silicon-on-insulator technology Grant 7,129,545 - Cain , et al. October 31, 2	2006-10-31
Charge Modulation Network For Multiple Power Domains For Silicon-on-insulator Technology App 20060187596 - Cain; David A. ; et al.	2006-08-24
Use of search lines as global bitlines in a cam design Grant 6,487,101 - Ashbrook , et al. November 26, 2	2002-11-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.