Seabaugh; Alan C.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Seabaugh; Alan C..The latest application filed is for "partial-polarization resistive electronic devices, neural network systems including partial-polarization resistive electronic de".

Company Profile

1.14.4

Seabaugh; Alan C. - Notre Dame IN
Seabaugh; Alan C. - South Bend IN US
Seabaugh; Alan C. - Granger IN
Seabaugh; Alan C. - Richardson TX
Seabaugh; Alan C. -

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Partial-polarization Resistive Electronic Devices, Neural Network Systems Including Partial-polarization Resistive Electronic De App 20200143879 - Alessandri; Cristobal ; et al.	2020-05-07
Partial-polarization resistive electronic devices, neural network systems including partial-polarization resistive electronic devices and methods of operating the same Grant 10,643,694 - Alessandri , et al.	2020-05-05
Low voltage tunnel field-effect transistor (TFET) and method of making same Grant 8,796,733 - Seabaugh , et al. August 5, 2	2014-08-05
Low Voltage Tunnel Field-effect Transistor (tfet) And Method Of Making Same App 20120032227 - SEABAUGH; Alan C. ; et al.	2012-02-09
Nanomechanical switches and circuits Grant 6,548,841 - Frazier , et al. April 15, 2	2003-04-15
Nanomechanical switches and circuits App 20020153583 - Frazier, Gary A. ; et al.	2002-10-24
Nanomechanical switches and circuits App 20020153584 - Frazier, Gary A. ; et al.	2002-10-24
Silicon resonant tunneling Grant 5,796,119 - Seabaugh August 18, 1	1998-08-18
Silicon oxide resonant tunneling diode structure Grant 5,606,177 - Wallace , et al. February 25, 1	1997-02-25
Multi-function resonant tunneling logic gate and method of performing binary and multi-valued logic Grant 5,563,530 - Frazier , et al. October 8, 1	1996-10-08
Integrated field effect transistor and resonant tunneling diode Grant 5,534,714 - Beam, III , et al. July 9, 1	1996-07-09
Method of forming implanted silicon resonant tunneling barriers Grant 5,422,305 - Seabaugh , et al. June 6, 1	1995-06-06
Rotation induced superlattice Grant 5,415,128 - Kao , et al. May 16, 1	1995-05-16
Lateral resonant tunneling transistor with heterojunction barriers Grant 5,408,106 - Seabaugh April 18, 1	1995-04-18
Method for fabricating lateral resonant tunneling transistor with heterojunction barriers Grant 5,234,848 - Seabaugh August 10, 1	1993-08-10
Integration of lateral and vertical quantum well transistors in the same epitaxial stack Grant 5,179,037 - Seabaugh January 12, 1	1993-01-12
Controlled in situ etch-back Grant 4,373,989 - Beggs , et al. February 15, 1	1983-02-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.