loadpatents
name:-0.008613109588623
name:-0.0069091320037842
name:-0.0028009414672852
Schulz; Jeffrey Erik Patent Filings

Schulz; Jeffrey Erik

Patent Applications and Registrations

Patent applications and USPTO patent grants for Schulz; Jeffrey Erik.The latest application filed is for "seemingly monolithic interface between separate integrated circuit die".

Company Profile
6.9.11
  • Schulz; Jeffrey Erik - Milpitas CA
  • Schulz; Jeffrey Erik - Schulz CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Periphery shoreline augmentation for integrated circuits
Grant 11,449,247 - Teh , et al. September 20, 2
2022-09-20
Seemingly Monolithic Interface Between Separate Integrated Circuit Die
App 20220190843 - Mendel; David W. ;   et al.
2022-06-16
Interface Bridge Between Integrated Circuit Die
App 20220121595 - Schulz; Jeffrey Erik ;   et al.
2022-04-21
Interface bridge between integrated circuit die
Grant 11,237,998 - Schulz , et al. February 1, 2
2022-02-01
Interface bridge between integrated circuit die
Grant 11,100,029 - Schulz , et al. August 24, 2
2021-08-24
Seemingly monolithic interface between separate integrated circuit die
Grant 11,075,648 - Mendel , et al. July 27, 2
2021-07-27
Interface Bridge Between Integrated Circuit Die
App 20210109883 - Schulz; Jeffrey Erik ;   et al.
2021-04-15
Periphery Shoreline Augmentation For Integrated Circuits
App 20210072908 - Teh; Chee Hak ;   et al.
2021-03-11
Periphery shoreline augmentation for integrated circuits
Grant 10,871,906 - Teh , et al. December 22, 2
2020-12-22
Periphery Shoreline Augmentation For Integrated Circuits
App 20200104064 - Teh; Chee Hak ;   et al.
2020-04-02
Programmable integrated circuits with in-operation reconfiguration capability
Grant 10,591,544 - How , et al.
2020-03-17
Seemingly Monolithic Interface Between Separate Integrated Circuit Die
App 20200028521 - Mendel; David W. ;   et al.
2020-01-23
Interface Bridge Between Integrated Circuit Die
App 20190361831 - Schulz; Jeffrey Erik ;   et al.
2019-11-28
Interface bridge between integrated circuit die
Grant 10,445,278 - Schulz , et al. Oc
2019-10-15
Seemingly monolithic interface between separate integrated circuit die
Grant 10,439,639 - Mendel , et al. O
2019-10-08
Programmable Integrated Circuits With In-operation Reconfiguration Capability
App 20190018063 - How; Dana ;   et al.
2019-01-17
Mixed redundancy scheme for inter-die interconnects in a multichip package
Grant 10,082,541 - How , et al. September 25, 2
2018-09-25
Seemingly Monolithic Interface Between Separate Integrated Circuit Die
App 20180183463 - Mendel; David W. ;   et al.
2018-06-28
Interface Bridge Between Integrated Circuit Die
App 20180181524 - Schulz; Jeffrey Erik ;   et al.
2018-06-28
Mixed Redundancy Scheme For Inter-die Interconnects In A Multichip Package
App 20160363626 - How; Dana ;   et al.
2016-12-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed