Schruefer; Klaus

Patent Applications and Registrations

Patent applications and USPTO patent grants for Schruefer; Klaus.The latest application filed is for "method of production of field-effect transistor with local source/drain insulation".

Company Profile

0.23.20

Schruefer; Klaus - Baldham DE
Schruefer; Klaus - Baldham 85598 DE
Schruefer, Klaus - Munich DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Silicided semiconductor structure and method of forming the same Grant 9,437,593 - Yan , et al. September 6, 2	2016-09-06
Method Of Production Of Field-effect Transistor With Local Source/drain Insulation App 20160118477 - Holz; Juergen ; et al.	2016-04-28
Field-effect transistor with local source/drain insulation and associated method of production Grant 9,240,462 - Holz , et al. January 19, 2	2016-01-19
Integrated circuit arrangement comprising a field effect transistor, especially a tunnel field effect transistor Grant 9,219,063 - Holz , et al. December 22, 2	2015-12-22
Semiconductor device including FinFET device Grant 9,012,995 - Kakoschke , et al. April 21, 2	2015-04-21
Electronic circuit arrangement Grant 8,952,487 - Barth , et al. February 10, 2	2015-02-10
Silicided Semiconductor Structure and Method of Forming the Same App 20150001638 - Yan; Jiang ; et al.	2015-01-01
Silicided semiconductor structure and method of forming the same Grant 8,865,592 - Yan , et al. October 21, 2	2014-10-21
Electronic Circuit Arrangement App 20140167215 - Barth; Hans-Joachim ; et al.	2014-06-19
Integrated Circuit Arrangement Comprising a Field Effect Transistor, Especially a Tunnel Field Effect Transistor App 20140124827 - Holz; Juergen ; et al.	2014-05-08
Semiconductor Device Including Finfet Device App 20140077146 - KAKOSCHKE; Ronald ; et al.	2014-03-20
Integrated circuit arrangement comprising a field effect transistor, especially a tunnel field effect transistor Grant 8,629,500 - Holz , et al. January 14, 2	2014-01-14
Apparatus of memory array using FinFETs Grant 8,552,475 - Kakoschke , et al. October 8, 2	2013-10-08
Vertical Diode Using Silicon Formed By Selective Epitaxial Growth App 20130009215 - Russ; Christian ; et al.	2013-01-10
Vertical diode using silicon formed by selective epitaxial growth Grant 8,318,553 - Russ , et al. November 27, 2	2012-11-27
Electronic device and manufacturing method thereof Grant 8,310,027 - Russ , et al. November 13, 2	2012-11-13
Method of making bipolar FinFET technology Grant 8,183,120 - Kakoschke , et al. May 22, 2	2012-05-22
Apparatus Of Memory Array Using Finfets App 20120068149 - Kakoschke; Ronald ; et al.	2012-03-22
Field effect transistor with a heterostructure Grant 8,106,424 - Schruefer January 31, 2	2012-01-31
Apparatus of memory array using FinFETs Grant 8,067,808 - Kakoschke , et al. November 29, 2	2011-11-29
Apparatus of memory array using finfets Grant 8,039,904 - Kakoschke , et al. October 18, 2	2011-10-18
Vertical Diode Using Silicon Formed By Selective Epitaxial Growth App 20110095347 - Russ; Christian ; et al.	2011-04-28
Vertical diode using silicon formed by selective epitaxial growth Grant 7,888,775 - Russ , et al. February 15, 2	2011-02-15
Field Effect Transistor With A Heterostructure App 20110031530 - Schruefer; Klaus	2011-02-10
Field-effect transistor with local source/drain insulation and associated method of production Grant 7,824,993 - Holz , et al. November 2, 2	2010-11-02
Apparatus Of Memory Array Using Finfets App 20100252895 - KAKOSCHKE; Ronald ; et al.	2010-10-07
Apparatus Of Memory Array Using Finfets App 20100252799 - KAKOSCHKE; Ronald ; et al.	2010-10-07
Field effect transistor with a heterostructure Grant 7,804,110 - Schruefer September 28, 2	2010-09-28
Silicided Semiconductor Structure and Method of Forming the Same App 20100193867 - Yan; Jiang ; et al.	2010-08-05
Apparatus of memory array using FinFETs Grant 7,723,786 - Kakoschke , et al. May 25, 2	2010-05-25
Electronic Device and Manufacturing Method Thereof App 20090309167 - Russ; Christian ; et al.	2009-12-17
Field Effect Transistor With A Heterostructure And Associated Production Method App 20090121289 - Schruefer; Klaus	2009-05-14
Integrated Circuit Arrangement Comprising a Field Effect Transistor, Especially a Tunnel Field Effect Transistor App 20090101975 - Holz; Juergen ; et al.	2009-04-23
Vertical Diode Using Silicon Formed By Selective Epitaxial Growth App 20090085163 - Russ; Christian ; et al.	2009-04-02
Field effect transistor with a heterostructure and associated production method Grant 7,491,612 - Schruefer February 17, 2	2009-02-17
Multi-Fin Component Arrangement and Method for Manufacturing a Multi-Fin Component Arrangement App 20080283925 - Berthold; Joerg ; et al.	2008-11-20
Apparatus Of Memory Array Using Finfets App 20080251779 - Kakoschke; Ronald ; et al.	2008-10-16
Field effect transistor with a heterostructure and associated production method App 20070013002 - Schruefer; Klaus	2007-01-18
Method for producing low-resistance ohmic contacts between substrates and wells in CMOS integrated circuits App 20040053439 - Schafbauer, Thomas ; et al.	2004-03-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.