Schroter; David A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Schroter; David A..The latest application filed is for "bypassing memory access for a load instruction using instruction address mapping".

Company Profile

1.19.15

Schroter; David A. - Round Rock TX
Schroter; David A. - Roundrock TX
Schroter; David A. - Wappingers Falls NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Bypassing memory access for a load instruction using instruction address mapping Grant 10,261,791 - Prasky , et al.	2019-04-16
Dynamic issue masks for processor hang prevention Grant 10,108,426 - Alexander , et al. October 23, 2	2018-10-23
Dynamic issue masks for processor hang prevention Grant 10,102,002 - Alexander , et al. October 16, 2	2018-10-16
Bypassing Memory Access For A Load Instruction Using Instruction Address Mapping App 20180246723 - Prasky; Brian R. ; et al.	2018-08-30
Register file mapping Grant 9,880,847 - Alexander , et al. January 30, 2	2018-01-30
Register File Mapping App 20160378489 - Alexander; Gregory W. ; et al.	2016-12-29
Dynamic Issue Masks For Processor Hang Prevention App 20160092233 - ALEXANDER; GREGORY W. ; et al.	2016-03-31
Dynamic Issue Masks For Processor Hang Prevention App 20160092212 - ALEXANDER; GREGORY W. ; et al.	2016-03-31
Dual issuing of complex instruction set instructions Grant 9,104,399 - Busaba , et al. August 11, 2	2015-08-11
Program status word dependency handling in an out of order microprocessor design Grant 9,075,600 - Alexander , et al. July 7, 2	2015-07-07
Microprocessor, method and computer program product for direct page prefetch in millicode capable computer system Grant 8,549,255 - Schroter , et al. October 1, 2	2013-10-01
Program Status Word Dependency Handling In An Out Of Order Microprocessor Design App 20110320782 - Alexander; Gregory W. ; et al.	2011-12-29
Triggering workaround capabilities based on events active in a processor pipeline Grant 8,082,467 - Alexander , et al. December 20, 2	2011-12-20
Dual Issuing Of Complex Instruction Set Instructions App 20110153991 - BUSABA; FADI ; et al.	2011-06-23
Triggering Workaround Capabilities Based On Events Active In A Processor Pipeline App 20110154107 - ALEXANDER; GREGORY W. ; et al.	2011-06-23
System, method and computer program product for translating storage elements Grant 7,966,474 - Shum , et al. June 21, 2	2011-06-21
System, Method And Computer Program Product For Translating Storage Elements App 20090217009 - Shum; Chung-Lung Kevin ; et al.	2009-08-27
Microprocessor, Method And Computer Program Product For Direct Page Prefetch In Millicode Capable Computer System App 20090210662 - Schroter; David A. ; et al.	2009-08-20
Method For Changing A Thread Priority In A Simultaneous Multithread Processor App 20080109640 - Burky; William E. ; et al.	2008-05-08
Method for changing a thread priority in a simultaneous multithread processor Grant 7,363,625 - Burky , et al. April 22, 2	2008-04-22
Method and logical apparatus for rename register reallocation in a simultaneous multi-threaded (SMT) processor Grant 7,290,261 - Burky , et al. October 30, 2	2007-10-30
SMT flush arbitration Grant 7,194,603 - Burky , et al. March 20, 2	2007-03-20
Method and apparatus for controlling program instruction completion timing for processor verification Grant 7,089,406 - Ludden , et al. August 8, 2	2006-08-08
Method and apparatus for controlling program instruction completion timing for processor verification App 20040250050 - Ludden, John Martin ; et al.	2004-12-09
Dynamically share interrupt handling logic among multiple threads App 20040215937 - Burky, William E. ; et al.	2004-10-28
Method and logical apparatus for rename register reallocation in a simultaneous multi-threaded (SMT) processor App 20040216120 - Burky, William Elton ; et al.	2004-10-28
SMT flush arbitration App 20040215938 - Burky, William E. ; et al.	2004-10-28
Method for changing a thread priority in a simultaneous multithread processor App 20040215945 - Burky, William E. ; et al.	2004-10-28
Method and apparatus for supporting speculative branch and link/branch on count instructions Grant 5,764,970 - Rana , et al. June 9, 1	1998-06-09
Performance enhancement for load multiple register instruction Grant 5,416,911 - Dinkjian , et al. May 16, 1	1995-05-16
Processor system with improved memory transfer means Grant 5,269,009 - Herzl , et al. December 7, 1	1993-12-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.