Schneider; Ronny

Patent Applications and Registrations

Patent applications and USPTO patent grants for Schneider; Ronny.The latest application filed is for "bit and signal level mapping".

Company Profile

1.8.11

Schneider; Ronny - Hohenkirchen-Siegertsbrunn DE
Schneider; Ronny - Munich DE
Schneider; Ronny - Tokyo JP
Schneider; Ronny - Xi'an CN
Schneider; Ronny - South Burlington VT
Schneider; Ronny - Sprotau DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Bit And Signal Level Mapping App 20220245026 - Dietrich; Stefan ; et al.	2022-08-04
Bit and signal level mapping Grant 11,327,832 - Dietrich , et al. May 10, 2	2022-05-10
Postamble For Multi-level Signal Modulation App 20210234732 - Dietrich; Stefan ; et al.	2021-07-29
Data Inversion Techniques App 20210226722 - Dietrich; Stefan ; et al.	2021-07-22
Bit And Signal Level Mapping App 20210224149 - Dietrich; Stefan ; et al.	2021-07-22
Techniques For Low Power Operation App 20210217458 - Brox; Martin ; et al.	2021-07-15
Overheat protection circuit and method in an accelerated aging test of an integrated circuit Grant 10,371,745 - Schneider , et al.	2019-08-06
Overheat Protection Circuit And Method In An Accelerated Aging Test Of An Integrated Circuit App 20150204941 - SCHNEIDER; Ronny ; et al.	2015-07-23
Digital data inversion flag generator circuit Grant 8,918,597 - Brox , et al. December 23, 2	2014-12-23
Logic circuit performing exclusive or operation and data processing system including the same Grant 8,773,165 - Nakamura , et al. July 8, 2	2014-07-08
Logic Circuit Performing Exclusive Or Operation And Data Processing System Including The Same App 20130082735 - Nakamura; Yuki ; et al.	2013-04-04
Digital Data Inversion Flag Generator Circuit App 20100052729 - Brox; Martin ; et al.	2010-03-04
Variable pipeline circuit App 20060117201 - Schneider; Ronny	2006-06-01
System and method for automatically-detecting soft errors in latches of an integrated circuit Grant 6,975,238 - Schneider December 13, 2	2005-12-13
System and method for automatically-detecting soft errors in latches of an integrated circuit App 20050073345 - Schneider, Ronny	2005-04-07
Soft error improvement for latches Grant 6,724,676 - Schneider , et al. April 20, 2	2004-04-20
Ferroelectric read/write memory with series-connected memory cells (CFRAM) Grant 6,697,279 - Schneider , et al. February 24, 2	2004-02-24
Ferroelectric read/write memory with series-connected memory cells (CFRAM) App 20010015906 - Schneider, Ronny ; et al.	2001-08-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.