Schmitt-Landsiedel; Doris

Patent Applications and Registrations

Patent applications and USPTO patent grants for Schmitt-Landsiedel; Doris.The latest application filed is for "integrated circuit arrangement comprising a field effect transistor, especially a tunnel field effect transistor".

Company Profile

0.20.12

Schmitt-Landsiedel; Doris - Ottobrunn DE
Schmitt-Landsiedel; Doris - Ottobrun DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Integrated circuit arrangement comprising a field effect transistor, especially a tunnel field effect transistor Grant 9,219,063 - Holz , et al. December 22, 2	2015-12-22
Nanomagnetic logic gate and an electronic device Grant 8,872,547 - Becherer , et al. October 28, 2	2014-10-28
Integrated Circuit Arrangement Comprising a Field Effect Transistor, Especially a Tunnel Field Effect Transistor App 20140124827 - Holz; Juergen ; et al.	2014-05-08
Nanomagnetic Logic Gate and an Electronic Device App 20140028351 - Becherer; Markus ; et al.	2014-01-30
Integrated circuit arrangement comprising a field effect transistor, especially a tunnel field effect transistor Grant 8,629,500 - Holz , et al. January 14, 2	2014-01-14
Circuit arrangement for activating a circuit block and method for the same Grant 7,757,109 - Berthold , et al. July 13, 2	2010-07-13
Integrated circuit having a drive circuit Grant 7,679,963 - Kakoschke , et al. March 16, 2	2010-03-16
Integrated Circuit and Method for Operating an Integrated Circuit App 20090115468 - Berthold; Joerg ; et al.	2009-05-07
Integrated Circuit Arrangement Comprising a Field Effect Transistor, Especially a Tunnel Field Effect Transistor App 20090101975 - Holz; Juergen ; et al.	2009-04-23
Flip-flop with additional state storage in the event of turn-off Grant 7,471,580 - Henzler , et al. December 30, 2	2008-12-30
Method and apparatus for switching on a voltage supply of a semiconductor circuit and corresponding semiconductor circuit Grant 7,427,882 - Henzler , et al. September 23, 2	2008-09-23
Logic activation circuit Grant 7,411,423 - Berthold , et al. August 12, 2	2008-08-12
Integrated Circuit Having a Drive Circuit App 20080068895 - Kakoschke; Ronald ; et al.	2008-03-20
Method and apparatus for switching on a voltage supply of a semiconductor circuit and corresponding semiconductor circuit App 20070085573 - Henzler; Stephan ; et al.	2007-04-19
Circuit arrangement for activating a circuit block and method for the same App 20070038876 - Berthold; Jorg ; et al.	2007-02-15
Master latch circuit with signal level displacement for a dynamic flip flop App 20060273838 - Berthold; Jorg ; et al.	2006-12-07
Differential current evaluation circuit and sense amplifier circuit for evaluating a memory state of an SRAM semiconductor memory cell Grant 7,099,218 - Wicht , et al. August 29, 2	2006-08-29
Flip-flop with additional state storage in the event of turn-off App 20060119406 - Henzler; Stephan ; et al.	2006-06-08
Logic activation circuit App 20060022712 - Berthold; Jorg ; et al.	2006-02-02
Circuit configuration for forming a MOS capacitor with a lower voltage dependence and a lower area requirement Grant 6,700,149 - Tille , et al. March 2, 2	2004-03-02
Differential current evaluation circuit and sense amplifier circuit for evaluating a memory state of an SRAM semiconductor memory cell App 20030218481 - Wicht, Bernhard ; et al.	2003-11-27
Circuit configuration for forming a MOS capacitor with a lower voltage dependence and a lower area requirement App 20020135044 - Tille, Thomas ; et al.	2002-09-26
Data carrier for the contactless reception of amplitude-modulated signals Grant 6,323,728 - Schmitt-Landsiedel , et al. November 27, 2	2001-11-27
Steep edge time-delay relay Grant 6,181,183 - Von Basse , et al. January 30, 2	2001-01-30
Device for the jump-like addressing of specific lines of a serially operating digital memory Grant 6,138,227 - Thewes , et al. October 24, 2	2000-10-24
Amplifier with neuron MOS transistors Grant 5,939,945 - Thewes , et al. August 17, 1	1999-08-17
Matrix memory in virtual ground architecture Grant 5,831,892 - Thewes , et al. November 3, 1	1998-11-03
Multi-value read-only memory cell having an improved signal-to-noise ratio Grant 5,825,686 - Schmitt-Landsiedel , et al. October 20, 1	1998-10-20
Matrix memory (virtual ground) Grant 5,732,013 - Von Basse , et al. March 24, 1	1998-03-24
Programmable logic array having programmable output driver drive capacity Grant 5,394,034 - Becker , et al. February 28, 1	1995-02-28
Hierarchically constructed memory having static memory cells Grant 5,170,375 - Mattausch , et al. December 8, 1	1992-12-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.