loadpatents
name:-0.047832012176514
name:-0.014816045761108
name:-0.00053286552429199
Schibinger; Joseph S. Patent Filings

Schibinger; Joseph S.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Schibinger; Joseph S..The latest application filed is for "dynamic presence vector scaling in a coherency directory".

Company Profile
0.12.4
  • Schibinger; Joseph S. - Phoenixville PA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
System and method for guaranteeing transactional fairness among multiple requesters
Grant 7,325,082 - Schibinger , et al. January 29, 2
2008-01-29
Dynamic presence vector scaling in a coherency directory
App 20070233932 - Collier; Josh D. ;   et al.
2007-10-04
System and method for providing speculative ownership of cached data based on history tracking
Grant 7,213,109 - Bauman , et al. May 1, 2
2007-05-01
Tracking cache coherency in an extended multiple processor environment
App 20070079074 - Collier; Josh D. ;   et al.
2007-04-05
Providing cache coherency in an extended multiple processor environment
App 20070079075 - Collier; Josh D. ;   et al.
2007-04-05
Preemptive eviction of cache lines from a directory
App 20070079072 - Collier; Josh D. ;   et al.
2007-04-05
Cache-level return data by-pass system for a hierarchical memory
Grant 6,477,620 - Bauman , et al. November 5, 2
2002-11-05
System and method for providing the speculative return of cached data within a hierarchical memory system
Grant 6,457,101 - Bauman , et al. September 24, 2
2002-09-24
System and method for avoiding deadlocks utilizing split lock operations to provide exclusive access to memory during non-atomic operations
Grant 6,092,156 - Schibinger , et al. July 18, 2
2000-07-18
System and method for providing speculative arbitration for transferring data
Grant 6,049,845 - Bauman , et al. April 11, 2
2000-04-11
Low latency message processor interface using memory mapped Read/Write Windows
Grant 5,696,936 - Church , et al. December 9, 1
1997-12-09
Out of order job processing method and apparatus
Grant 5,280,615 - Church , et al. January 18, 1
1994-01-18
Array for simulating computer functions for large computer systems
Grant 4,819,150 - Jennings , et al. April 4, 1
1989-04-04
Mechanism for creating dependency free code for multiple processing elements
Grant 4,468,736 - DeSantis , et al. August 28, 1
1984-08-28
Concurrent processing elements for using dependency free code
Grant 4,466,061 - DeSantis , et al. August 14, 1
1984-08-14
System and method of renaming data items for dependency free code
Grant 4,456,958 - DeSantis , et al. June 26, 1
1984-06-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed