loadpatents
name:-0.0077619552612305
name:-0.013190031051636
name:-0.0017068386077881
Scheuermann; Michael R. Patent Filings

Scheuermann; Michael R.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Scheuermann; Michael R..The latest application filed is for "early analysis and mitigation of self-heating in design flows".

Company Profile
0.12.9
  • Scheuermann; Michael R. - Katonah NY
  • Scheuermann; Michael R. - Yorktown Heights NY US
  • Scheuermann; Michael R. - Somers NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Early analysis and mitigation of self-heating in design flows
Grant 9,990,454 - Dhanwada , et al. June 5, 2
2018-06-05
Early Analysis And Mitigation Of Self-heating In Design Flows
App 20170351785 - Dhanwada; Nagashyamala R. ;   et al.
2017-12-07
Vertical power budgeting and shifting for three-dimensional integration
Grant 8,516,426 - Bose , et al. August 20, 2
2013-08-20
Configuration of connections in a 3D stack of integrated circuits
Grant 8,476,771 - Scheuermann , et al. July 2, 2
2013-07-02
3d Inter-stratum Connectivity Robustness
App 20130055183 - BEAKES; MICHAEL P. ;   et al.
2013-02-28
Configuration Of Connections In A 3d Stack Of Integrated Circuits
App 20130049213 - SCHEUERMANN; MICHAEL R. ;   et al.
2013-02-28
Vertical Power Budgeting And Shifting For 3d Integration
App 20130055185 - BOSE; PRADIP ;   et al.
2013-02-28
3D inter-stratum connectivity robustness
Grant 8,381,156 - Beakes , et al. February 19, 2
2013-02-19
Hindering Side-Channel Attacks in Integrated Circuits
App 20120124669 - Carpenter; Gary D. ;   et al.
2012-05-17
Process for managing complex pre-wired net segments in a VLSI design
Grant 7,681,169 - Berry , et al. March 16, 2
2010-03-16
Process for Managing Complex Pre-Wired Net Segments in a VLSI Design
App 20090064081 - Berry; Christopher J. ;   et al.
2009-03-05
High speed silicon-based lateral junction photodetectors having recessed electrodes and thick oxide to reduce fringing fields
Grant 5,525,828 - Bassous , et al. June 11, 1
1996-06-11
Method for conditioning an organic polymeric material
Grant 5,242,713 - Viehbeck , et al. September 7, 1
1993-09-07
Thin interface pellicle for dense arrays of electrical interconnects
Grant 5,207,585 - Byrnes , et al. May 4, 1
1993-05-04
Detachable high-speed opto-electronic sampling probe
Grant 4,851,767 - Halbout , et al. July 25, 1
1989-07-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed