loadpatents
name:-0.0045678615570068
name:-0.02872109413147
name:-0.0062451362609863
Schelle; Graham F. Patent Filings

Schelle; Graham F.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Schelle; Graham F..The latest application filed is for "slave processor within a system-on-chip".

Company Profile
8.29.4
  • Schelle; Graham F. - Louisville CO
  • Schelle; Graham F. - Longmont CO
  • Schelle; Graham F. - Boulder CO US
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Runtime intellectual property core metadata to rebuild a next-compile-time intellectual property core
Grant 11,403,447 - Schelle , et al. August 2, 2
2022-08-02
Productivity platform using system-on-chip with programmable circuitry
Grant 11,250,193 - Lysaght , et al. February 15, 2
2022-02-15
System design flow with runtime customizable circuits
Grant 10,691,856 - Lysaght , et al.
2020-06-23
Productivity language interface for synthesized circuits
Grant 10,642,765 - Lysaght , et al.
2020-05-05
Runtime generators for regular expression matching and random number generation
Grant 10,613,875 - Lysaght , et al.
2020-04-07
Productivity platform using system-on-chip with programmable circuitry
Grant 10,489,543 - Lysaght , et al. Nov
2019-11-26
Hardware trace and introspection for productivity platform using a system-on-chip
Grant 10,474,610 - Schelle , et al. Nov
2019-11-12
Slave processor within a system-on-chip
Grant 10,430,200 - Lysaght , et al. O
2019-10-01
Runtime adaptive generator circuit
Grant 10,289,093 - Lysaght , et al.
2019-05-14
Active interrupt handler performance monitoring in microprocessors
Grant 10,282,326 - Yang , et al.
2019-05-07
Slave Processor Within A System-on-chip
App 20190050231 - Lysaght; Patrick ;   et al.
2019-02-14
Device profiling for tuning OpenCL applications on programmable integrated circuits
Grant 9,977,758 - Schumacher , et al. May 22, 2
2018-05-22
System and method for monitoring bus transactions within a programmable integrated circuit by selectively inserting detector circuit at user specified insertion point corresponding to a bus interconnect
Grant 9,846,449 - Schumacher , et al. December 19, 2
2017-12-19
Performance analysis using configurable hardware emulation within an integrated circuit
Grant 9,846,587 - Schumacher , et al. December 19, 2
2017-12-19
Methods and circuits for debugging circuit designs
Grant 9,678,150 - Schelle , et al. June 13, 2
2017-06-13
Designing a system for a programmable system-on-chip using performance characterization techniques
Grant 9,665,683 - Schumacher , et al. May 30, 2
2017-05-30
Automated modification of configuration settings of an integrated circuit
Grant 9,652,410 - Schelle , et al. May 16, 2
2017-05-16
System-on-chip intellectual property block discovery
Grant 9,639,646 - Schelle , et al. May 2, 2
2017-05-02
Methods And Circuits For Debugging Circuit Designs
App 20170115348 - Schelle; Graham F. ;   et al.
2017-04-27
Visualizing transactions of a transaction-based system
Grant 9,626,780 - Yang , et al. April 18, 2
2017-04-18
Intellectual property cores with traffic scenario data
Grant 9,608,871 - Schumacher , et al. March 28, 2
2017-03-28
Methods and circuits for testing partial circuit designs
Grant 9,581,643 - Schelle , et al. February 28, 2
2017-02-28
Performance estimation using configurable hardware emulation
Grant 9,529,946 - Schumacher , et al. December 27, 2
2016-12-27
Interactive datasheet system
Grant 9,348,619 - Lysaght , et al. May 24, 2
2016-05-24
Integrated circuit pre-boot metadata transfer
Grant 9,323,876 - Lysaght , et al. April 26, 2
2016-04-26
System-on-chip Intellectual Property Block Discovery
App 20160026742 - Schelle; Graham F. ;   et al.
2016-01-28
Estimating system performance using an integrated circuit
Grant 9,081,925 - Schumacher , et al. July 14, 2
2015-07-14
Synchronization of timers across clock domains in a digital system
Grant 9,058,135 - Schumacher , et al. June 16, 2
2015-06-16
Method for simulating a processor of network packets
Grant 7,792,117 - Keller , et al. September 7, 2
2010-09-07
Circuit for modification of a network packet by insertion or removal of a data segment
Grant 7,788,402 - Keller , et al. August 31, 2
2010-08-31
Generation of a specification of a network packet processor
Grant 7,784,014 - Brebner , et al. August 24, 2
2010-08-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed