Schell; Christopher Andrew
Patent Applications and Registrations
Patent applications and USPTO patent grants for Schell; Christopher Andrew.The latest application filed is for "phase cancellation in a phase-locked loop".
- Schell; Christopher Andrew - Tacoma WA
| Patent | Date |
|---|---|
| Cycle slip detection and correction in phase-locked loop Grant 10,868,550 - Janardhanan , et al. December 15, 2 | 2020-12-15 |
| Phase Cancellation In A Phase-locked Loop App 20200321969 - JANARDHANAN; Jayawardan ; et al. | 2020-10-08 |
| Phase cancellation in a phase-locked loop Grant 10,727,846 - Janardhanan , et al. | 2020-07-28 |
| Cycle slip detection and correction in phase-locked loop Grant 10,686,456 - Janardhanan , et al. | 2020-06-16 |
| Cycle Slip Detection And Correction In Phase-locked Loop App 20200177192 - JANARDHANAN; Jayawardan ; et al. | 2020-06-04 |
| Phase Cancellation In A Phase-locked Loop App 20200021301 - JANARDHANAN; Jayawardan ; et al. | 2020-01-16 |
| Digital phase-locked loop Grant 10,505,554 - Janardhanan , et al. Dec | 2019-12-10 |
| Crystal oscillator offset trim in a phase-locked loop Grant 10,505,555 - Parekh , et al. Dec | 2019-12-10 |
| Phase cancellation in a phase-locked loop Grant 10,498,344 - Janardhanan , et al. De | 2019-12-03 |
| Switch between input reference clocks of different frequencies in a phase locked loop (PLL) without phase impact Grant 10,491,222 - Parekh , et al. Nov | 2019-11-26 |
| Digital Phase-locked Loop App 20190348989 - JANARDHANAN; Jayawardan ; et al. | 2019-11-14 |
| Switch Between Input Reference Clocks Of Different Frequencies In A Phase Locked Loop (pll) Without Phase Impact App 20190288694 - PAREKH; Sinjeet Dhanvantray ; et al. | 2019-09-19 |
| Crystal Oscillator Offset Trim In A Phase-locked Loop App 20190288699 - PAREKH; Sinjeet Dhanvantray ; et al. | 2019-09-19 |
| Phase Cancellation In A Phase-locked Loop App 20190280699 - JANARDHANAN; Jayawardan ; et al. | 2019-09-12 |
| Cycle Slip Detection And Correction In Phase-locked Loop App 20190280700 - JANARDHANAN; Jayawardan ; et al. | 2019-09-12 |
| Apparatus and method to hold PLL output frequency when input clock is lost Grant 8,446,193 - Zhang , et al. May 21, 2 | 2013-05-21 |
| Apparatus And Method To Hold Pll Output Frequency When Input Clock Is Lost App 20120280735 - Zhang; Ben-yong ; et al. | 2012-11-08 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 