Schaefer; Herbert

Patent Applications and Registrations

Patent applications and USPTO patent grants for Schaefer; Herbert.The latest application filed is for "method and system for providing fusing after packaging of semiconductor devices".

Company Profile

0.12.6

Schaefer; Herbert - Hoehenkirchen-Siegertsbrunn N/A DE
Schaefer; Herbert - Hohenkirchen-Siegertsbrunn DE
Schaefer, Herbert - H?ouml;henkirchen-Siegertsbrunn DE
Schaefer; Herbert - Hoehenkirchen DE
Schaefer; Herbert - Hoehenkirchen-Sieg. Brunn DE
Schaefer; Herbert - Hohenkirchen-Sieg.Brunn DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method and system for providing fusing after packaging of semiconductor devices Grant 8,878,335 - Meyer , et al. November 4, 2	2014-11-04
Process for the simultaneous deposition of crystalline and amorphous layers with doping Grant 8,329,532 - Schaefer , et al. December 11, 2	2012-12-11
Method And System For Providing Fusing After Packaging Of Semiconductor Devices App 20120161278 - Meyer; Thorsten ; et al.	2012-06-28
Fuse structure and method for manufacturing same Grant 8,115,274 - Boeck , et al. February 14, 2	2012-02-14
Bipolar transistor with base-collector-isolation without dielectric Grant 8,067,290 - Boeck , et al. November 29, 2	2011-11-29
Integrated coolant circuit arrangement, operating method and production method Grant 7,872,349 - Lehmann , et al. January 18, 2	2011-01-18
Bipolar Transistor With Base-collector-isolation Without Dielectric App 20100187657 - Boeck; Josef ; et al.	2010-07-29
Process For The Simultaneous Deposition Of Crystalline And Amorphous Layers With Doping App 20090261327 - Schaefer; Herbert ; et al.	2009-10-22
Fuse Structure and Method for Manufacturing Same App 20080067627 - Boeck; Josef ; et al.	2008-03-20
Bipolar transistor and method for producing a bipolar transistor App 20070222032 - Schaefer; Herbert ; et al.	2007-09-27
Bipolar transistor and method for fabricating it Grant 7,064,360 - Franosch , et al. June 20, 2	2006-06-20
Bipolar transistor and method for fabricating it App 20040099881 - Franosch, Martin ; et al.	2004-05-27
Bottle-shaped trench capacitor with epi buried layer Grant 6,018,174 - Schrems , et al. January 25, 2	2000-01-25
Integrated CMOS circuit arrangement and method for the manufacture thereof Grant 5,998,807 - Lustig , et al. December 7, 1	1999-12-07
Trench capacitor with epi buried layer Grant 5,945,704 - Schrems , et al. August 31, 1	1999-08-31
Method for manufacturing fine structures Grant 5,943,571 - Schaefer , et al. August 24, 1	1999-08-24
Opto-electronic semiconductor component Grant 5,218,223 - Spaeth , et al. June 8, 1	1993-06-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.