Saxena; Nirmal

Patent Applications and Registrations

Patent applications and USPTO patent grants for Saxena; Nirmal.The latest application filed is for "techniques for storing data to enhance recovery and detection of data corruption errors".

Company Profile

4.9.10

Saxena; Nirmal - Santa Clara CA
SAXENA; Nirmal - Los Altos Hills CA
Saxena; Nirmal - Los Altos Hill CA
Saxena; Nirmal - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Techniques For Storing Data To Enhance Recovery And Detection Of Data Corruption Errors App 20220276924 - Mills; Peter ; et al.	2022-09-01
Detection Of Hazardous Driving Using Machine Learning App 20220083068 - SHIRVANI; Philip ; et al.	2022-03-17
Detection of hazardous driving using machine learning Grant 11,150,663 - Shirvani , et al. October 19, 2	2021-10-19
Technique For Performing Bit-linear Transformations App 20210279055 - Saxena; Nirmal ; et al.	2021-09-09
Using Neural Networks To Perform Fault Detection In Autonomous Driving Applications App 20210223780 - Bramley; Richard ; et al.	2021-07-22
Parity Check Decoding App 20210099251 - Podlozhnyuk; Victor ; et al.	2021-04-01
Techniques For Storing Data To Enhance Recovery And Detection Of Data Corruption Errors App 20200293395 - Mills; Peter ; et al.	2020-09-17
Detection Of Hazardous Driving Using Machine Learning App 20190235515 - SHIRVANI; Philip ; et al.	2019-08-01
Near-memory Compute Module App 20190212918 - WANG; David ; et al.	2019-07-11
Near-memory compute module Grant 10,185,499 - Wang , et al. Ja	2019-01-22
Content matching using a multi-hash function for replacement of a faulty memory cell Grant 9,195,607 - Saxena , et al. November 24, 2	2015-11-24
Compression of content entries in storage for replacing faulty memory cells Grant 8,885,426 - Burstein , et al. November 11, 2	2014-11-11
Method and system for fast two bit error correction Grant 8,683,293 - Saxena , et al. March 25, 2	2014-03-25
Memory Device Wear-leveling Techniques App 20110161553 - Saxena; Nirmal ; et al.	2011-06-30
Method And System For Fast Two Bit Error Correction App 20110145677 - Saxena; Nirmal ; et al.	2011-06-16
Method and apparatus for testing random access memory Grant 5,528,553 - Saxena June 18, 1	1996-06-18
Method and apparatus for testing random access memory Grant 5,469,443 - Saxena November 21, 1	1995-11-21
Fault tolerant address translation method and system Grant 5,455,834 - Chang , et al. October 3, 1	1995-10-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.