loadpatents
Patent applications and USPTO patent grants for Savithri; Nagaraj Narasimh.The latest application filed is for "method for modeling inductive effects on circuit performance".
Patent | Date |
---|---|
Method for circuit sensitivity driven parasitic extraction Grant 7,318,208 - Narasimha , et al. January 8, 2 | 2008-01-08 |
Method for capacitance measurement in silicon Grant 7,129,696 - Savithri October 31, 2 | 2006-10-31 |
Method for modeling inductive effects on circuit performance Grant 7,109,738 - Savithri September 19, 2 | 2006-09-19 |
Method for modeling inductive effects on circuit performance App 20060109021 - Savithri; Nagaraj Narasimh | 2006-05-25 |
Method for circuit sensitivity driven parasitic extraction App 20060085776 - Narasimha; Usha ;   et al. | 2006-04-20 |
High density parasitic measurement structure Grant 6,700,399 - Savithri March 2, 2 | 2004-03-02 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.