Sasao; Tsutomu

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sasao; Tsutomu.The latest application filed is for "a content addressable memory, an index generator, and a registered information update method".

Company Profile

0.7.6

Sasao; Tsutomu - Kawasaki JP
Sasao; Tsutomu - Kawasaki-shi JP
Sasao; Tsutomu - Iizuka JP
Sasao; Tsutomu - Fukuoka JP
Sasao; Tsutomu - Fukuoka-shi JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Content addressable memory, an index generator, and a registered information update method Grant 9,865,350 - Sasao January 9, 2	2018-01-09
A Content Addressable Memory, An Index Generator, And A Registered Information Update Method App 20170271011 - Sasao; Tsutomu	2017-09-21
Device to reconfigure multi-level logic networks, method to reconfigure multi-level logic networks, device to modify logic networks, and reconfigurable multi-level logic network Grant 8,719,549 - Sasao May 6, 2	2014-05-06
Associative memory Grant 8,352,677 - Sasao January 8, 2	2013-01-08
Address generator using LUT cascade logic network Grant 8,285,922 - Sasao October 9, 2	2012-10-09
Multi-stage Reconfiguration Device And Reconfiguration Method, Logic Circuit Correction Device, And Reconfigurable Multi-stage Logic Circuit App 20110153980 - Sasao; Tsutomu ; et al.	2011-06-23
Device for reducing the width of graph and a method to reduce the width of graph, and a device for logic synthesis and a method for logic synthesis Grant 7,844,924 - Sasao , et al. November 30, 2	2010-11-30
Address Generator App 20100228947 - Sasao; Tsutomu	2010-09-09
Associated Memory App 20100228911 - Sasao; Tsutomu	2010-09-09
Programmable logic device Grant 7,486,109 - Sasao , et al. February 3, 2	2009-02-03
Programmable Logic Device App 20080204072 - Sasao; Tsutomu ; et al.	2008-08-28
Device for reducing the width of graph and a method to reduce the width of graph, and a device for logic synthesis and a method for logic synthesis App 20070174804 - Sasao; Tsutomu ; et al.	2007-07-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.