Sasaki; Paul T.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sasaki; Paul T..The latest application filed is for "power distribution network".

Company Profile

0.18.2

Sasaki; Paul T. - Sunnyvale CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Memory write interface in an integrated circuit and method of providing same Grant 8,611,159 - Sasaki December 17, 2	2013-12-17
Power distribution network Grant 8,410,579 - Ghia , et al. April 2, 2	2013-04-02
Power Distribution Network App 20120139083 - Ghia; Atul V. ; et al.	2012-06-07
Method and apparatus for detecting and correcting errors in a parallel to serial circuit Grant 7,971,115 - Patra , et al. June 28, 2	2011-06-28
Method And Apparatus For Detecting And Correcting Errors In A Parallel To Serial Circuit App 20100199136 - Patra; Madan M. ; et al.	2010-08-05
Regional signal-distribution network for an integrated circuit Grant 7,617,472 - Bergendahl , et al. November 10, 2	2009-11-10
Bimodal source synchronous interface Grant 7,502,433 - Sasaki , et al. March 10, 2	2009-03-10
Regional signal-distribution network for an integrated circuit Grant 7,353,487 - Bergendahl , et al. April 1, 2	2008-04-01
High speed configurable transceiver architecture Grant 7,187,709 - Menon , et al. March 6, 2	2007-03-06
Network physical layer with embedded multi-standard CRC generator Grant 7,111,220 - Sasaki , et al. September 19, 2	2006-09-19
Multi-purpose source synchronous interface circuitry Grant 7,091,890 - Sasaki , et al. August 15, 2	2006-08-15
Bimodal serial to parallel converter with bitslip controller Grant 6,985,096 - Sasaki , et al. January 10, 2	2006-01-10
Variable data width operation in multi-gigabit transceivers on a programmable logic device Grant 6,960,933 - Cory , et al. November 1, 2	2005-11-01
Variable data width operation in multi-gigabit transceivers on a programmable logic device Grant 6,617,877 - Cory , et al. September 9, 2	2003-09-09
Programmable logic device Grant 6,198,304 - Sasaki March 6, 2	2001-03-06
High speed programmable logic architecture Grant 5,742,179 - Sasaki April 21, 1	1998-04-21
High speed programmable logic architecture Grant 5,614,844 - Sasaki , et al. March 25, 1	1997-03-25
High speed programmable logic architecture Grant 5,504,440 - Sasaki April 2, 1	1996-04-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.