Sapp; Steven P.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sapp; Steven P..The latest application filed is for "methods and apparatus related to termination regions of a semiconductor device".

Company Profile

0.18.17

Sapp; Steven P. - Felton CA US
Sapp; Steven P. - Santa Cruz CA
Sapp; Steven P. - US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods related to power semiconductor devices with thick bottom oxide layers Grant 8,936,985 - Challa , et al. January 20, 2	2015-01-20
Trench-gate field effect transistor Grant 8,884,365 - Yilmaz , et al. November 11, 2	2014-11-11
Methods And Apparatus Related To Termination Regions Of A Semiconductor Device App 20140264569 - YEDINAK; Joseph A. ; et al.	2014-09-18
Structure And Method For Forming Trench-gate Field Effect Transistor App 20130248991 - YILMAZ; Hamza ; et al.	2013-09-26
Structure and method for forming trench-gate field effect transistor with source plug Grant 8,441,069 - Yilmaz , et al. May 14, 2	2013-05-14
Methods Of Making Power Semiconductor Devices With Thick Bottom Oxide Layer App 20120220091 - Challa; Ashok ; et al.	2012-08-30
Trench-Gate Field Effect Transistors and Methods of Forming the Same App 20120104490 - Yilmaz; Hamza ; et al.	2012-05-03
Methods of forming inter-poly dielectric (IPD) layers in power semiconductor devices Grant 8,143,123 - Grebs , et al. March 27, 2	2012-03-27
Methods of making power semiconductor devices with thick bottom oxide layer Grant 8,143,124 - Challa , et al. March 27, 2	2012-03-27
Method of forming trench-gate field effect transistors Grant 8,043,913 - Yilmaz , et al. October 25, 2	2011-10-25
Method of Forming Trench-Gate Field Effect Transistors App 20110177662 - Yilmaz; Hamza ; et al.	2011-07-21
Trenched shield gate power semiconductor devices and methods of manufacture Grant 7,982,265 - Challa , et al. July 19, 2	2011-07-19
Trench-gate field effect transistor with channel enhancement region and methods of forming the same Grant 7,923,776 - Yilmaz , et al. April 12, 2	2011-04-12
Trench-gate Field Effect Transistor With Channel Enhancement Region And Methods Of Forming The Same App 20100258862 - Yilmaz; Hamza ; et al.	2010-10-14
Trench-Gate Field Effect Transistors and Methods of Forming the Same App 20090230465 - Yilmaz; Hamza ; et al.	2009-09-17
Trench-gate field effect transistors and methods of forming the same Grant 7,504,303 - Yilmaz , et al. March 17, 2	2009-03-17
Trench FET with improved body to gate alignment Grant 7,416,948 - Kraft , et al. August 26, 2	2008-08-26
Power Semiconductor Devices with Barrier Layer to Reduce Substrate Up-Diffusion and Methods of Manufacture App 20080197407 - Challa; Ashok ; et al.	2008-08-21
Methods of Forming Inter-poly Dielectric (IPD) Layers in Power Semiconductor Devices App 20080199997 - Grebs; Thomas E. ; et al.	2008-08-21
Trenched Shield Gate Power Semiconductor Devices and Methods of Manufacture App 20080150020 - Challa; Ashok ; et al.	2008-06-26
Power Semiconductor Devices Having Termination Structures and Methods of Manufacture App 20080135931 - Challa; Ashok ; et al.	2008-06-12
Methods of Making Power Semiconductor Devices with Thick Bottom Oxide Layer App 20080138953 - Challa; Ashok ; et al.	2008-06-12
Power semiconductor devices and methods of manufacture Grant 7,345,342 - Challa , et al. March 18, 2	2008-03-18
Trench FET with Improved Body to Gate Alignment App 20070082441 - Kraft; Nathan L. ; et al.	2007-04-12
Trench-gate field effect transistors and methods of forming the same App 20060273386 - Yilmaz; Hamza ; et al.	2006-12-07
Power semiconductor devices and methods of manufacture App 20060214221 - Challa; Ashok ; et al.	2006-09-28
Power semiconductor devices and methods of manufacture App 20060214222 - Challa; Ashok ; et al.	2006-09-28
Power semiconductor devices and methods of manufacture App 20050167742 - Challa, Ashok ; et al.	2005-08-04
Schottky rectifier with insulation-filled trenches and method of forming the same Grant 6,710,418 - Sapp March 23, 2	2004-03-23
Method of symmetrically implanted punch-through stopper for a rugged DMOS power device Grant 6,153,473 - Calafut , et al. November 28, 2	2000-11-28
Self-aligned method of fabricating terrace gate DMOS transistor Grant 5,879,994 - Kwan , et al. March 9, 1	1999-03-09
Method for forming a vertical power MOSFET having doped oxide side wall spacers Grant 5,342,797 - Sapp , et al. August 30, 1	1994-08-30
High voltage power IC process Grant 4,908,328 - Hu , et al. March 13, 1	1990-03-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.