Sansbury; James D.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Sansbury; James D..The latest application filed is for "nonvolatile memory cell with low doping region".
- Sansbury; James D. - Portola Valley CA
| Patent | Date |
|---|---|
| Nonvolatile memory cell with low doping region Grant 6,828,620 - Pass , et al. December 7, 2 | 2004-12-07 |
| Apparatus and method for margin testing single polysilicon EEPROM cells Grant 6,781,883 - Madurawe , et al. August 24, 2 | 2004-08-24 |
| Apparatus and method for margin testing single polysilicon EEPROM cells Grant 6,646,919 - Madurawe , et al. November 11, 2 | 2003-11-11 |
| Nonvolatile memory cell with low doping region App 20030197218 - Pass, Christopher J. ; et al. | 2003-10-23 |
| Programmable impedance device App 20020034098 - Sansbury, James D. ; et al. | 2002-03-21 |
| Programmable impedance device Grant 6,320,788 - Sansbury , et al. November 20, 2 | 2001-11-20 |
| Nonvolatile configuration cells and cell arrays Grant 6,295,230 - Madurawe , et al. September 25, 2 | 2001-09-25 |
| Evaluation of memory cell characteristics Grant 6,282,122 - Sansbury August 28, 2 | 2001-08-28 |
| Compact electrically erasable memory cells and arrays Grant 6,243,296 - Sansbury June 5, 2 | 2001-06-05 |
| Techniques to configure nonvolatile cells and cell arrays Grant 6,226,201 - Madurawe , et al. May 1, 2 | 2001-05-01 |
| Programmable impedance device Grant 6,201,734 - Sansbury , et al. March 13, 2 | 2001-03-13 |
| Method of margin testing programmable interconnect cell Grant 6,122,209 - Pass , et al. September 19, 2 | 2000-09-19 |
| Evaluation of memory cell characteristics Grant 6,031,763 - Sansbury February 29, 2 | 2000-02-29 |
| Nonvolatile configuration cells and cell arrays Grant 6,018,476 - Madurawe , et al. January 25, 2 | 2000-01-25 |
| Nonvolatile configuration cells and cell arrays Grant 6,005,806 - Madurawe , et al. December 21, 1 | 1999-12-21 |
| Programmable interconnect junction Grant 5,949,710 - Pass , et al. September 7, 1 | 1999-09-07 |
| Compact electrically erasable memory cells and arrays Grant 5,914,904 - Sansbury June 22, 1 | 1999-06-22 |
| Biasing scheme for reducing stress and improving reliability in EEPROM cells Grant 5,905,675 - Madurawe , et al. May 18, 1 | 1999-05-18 |
| Nonvolatile SRAM cells and cell arrays Grant 5,812,450 - Sansbury , et al. September 22, 1 | 1998-09-22 |
| Nonvolatile SRAM cells and cell arrays Grant 5,581,501 - Sansbury , et al. December 3, 1 | 1996-12-03 |
| Method for programming programmable elements in programmable devices Grant 5,200,920 - Norman , et al. April 6, 1 | 1993-04-06 |
| Smaller memory cells and logic circuits Grant 4,320,312 - Walker , et al. March 16, 1 | 1982-03-16 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 