Sano; Masakazu

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sano; Masakazu.The latest application filed is for "table partitioning and storage in a database".

Company Profile

1.12.8

Sano; Masakazu - Yamato JP
Sano; Masakazu - Chiba JP
SANO; Masakazu - Tokyo JP
Sano; Masakazu - Kanagawa N/A JP
Sano, Masakazu - Koka-gun JP
Sano; Masakazu - Saga JP
Sano; Masakazu - Shizuoka JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Table partitioning and storage in a database Grant 11,093,502 - Kaijima , et al. August 17, 2	2021-08-17
Controlling mirroring of tables based on access prediction Grant 10,394,819 - Kaijima , et al. A	2019-08-27
Table Partitioning And Storage In A Database App 20190073396 - Kaijima; Soh ; et al.	2019-03-07
Table partitioning and storage in a database Grant 10,169,420 - Kaijima , et al. J	2019-01-01
Purification Device App 20180291546 - OE; Katsumi ; et al.	2018-10-11
Table Partitioning And Storage In A Database App 20180052889 - Kaijima; Soh ; et al.	2018-02-22
Table partitioning and storage in a database Grant 9,864,777 - Kaijima , et al. January 9, 2	2018-01-09
Controlling Mirroring Of Tables Based On Access Prediction App 20160328448 - Kaijima; Soh ; et al.	2016-11-10
Controlling mirroring of tables based on access prediction Grant 9,424,316 - Kaijima , et al. August 23, 2	2016-08-23
Controlling Mirroring Of Tables Based On Access Prediction App 20120166395 - Kaijima; Soh ; et al.	2012-06-28
Table Partitioning And Storage In A Database App 20090300040 - Kaijima; Soh ; et al.	2009-12-03
Manufacturing method of silicon wafer Grant 7,563,319 - Umeno , et al. July 21, 2	2009-07-21
Manufacturing method of silicon wafer App 20050229842 - Umeno, Shigeru ; et al.	2005-10-20
Microwave oven in which rush current to high voltage transformer is suppressed App 20020023921 - Sano, Masakazu	2002-02-28
Semiconductor silicon wafer, semiconductor silicon wafer fabrication method and annealing equipment Grant 6,129,787 - Adachi , et al. October 10, 2	2000-10-10
Silicon single crystal wafer annealing method and equipment, and silicon single crystal wafer and manufacturing method related thereto Grant 6,074,479 - Adachi , et al. June 13, 2	2000-06-13
Method of annealing a semiconductor wafer in a hydrogen atmosphere to desorb surface contaminants Grant 5,508,207 - Horai , et al. April 16, 1	1996-04-16
System and method for predicting failure in machine tool Grant 5,414,632 - Mochizuki , et al. May 9, 1	1995-05-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.