loadpatents
name:-0.0090560913085938
name:-0.0091187953948975
name:-0.006195068359375
Sankule; Sourabh Patent Filings

Sankule; Sourabh

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sankule; Sourabh.The latest application filed is for "mixed mode block cycling for intermediate data".

Company Profile
6.8.9
  • Sankule; Sourabh - Karnataka IN
  • Sankule; Sourabh - Bangalore IN
  • Sankule; Sourabh - San Jose CA
  • Sankule; Sourabh - Ujjain IN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Storage system and method for a hybrid quad-level cell (QLC) write scheme for reduced random access memory (RAM) footprint
Grant 11,437,104 - Sharma , et al. September 6, 2
2022-09-06
Pattern tracking for efficiently predicting control pages
Grant 11,314,445 - Agarwal , et al. April 26, 2
2022-04-26
Mixed Mode Block Cycling for Intermediate Data
App 20220083221 - Agarwal; Dinesh Kumar ;   et al.
2022-03-17
Storage System and Method for a Hybrid Quad-Level Cell (QLC) Write Scheme for Reduced Random Access Memory (RAM) Footprint
App 20220076753 - Sharma; Amit ;   et al.
2022-03-10
System To Identify Aggressor Blocks Causing Back To Back Erase Failure
App 20210373764 - Arora; Nikhil ;   et al.
2021-12-02
Erase operation reattempt to recover misidentified bad blocks resulting from consecutive erase failures
Grant 11,152,071 - Arora , et al. October 19, 2
2021-10-19
Pattern Tracking For Efficiently Predicting Control Pages
App 20210149583 - Agarwal; Dinesh Kumar ;   et al.
2021-05-20
Systems And Methods For Evaluating Integrity Of Adjacent Sub Blocks Of Data Storage Apparatuses
App 20200409808 - Seetharaman; Srinivasan ;   et al.
2020-12-31
System handling for first read read disturb
Grant 10,790,031 - Sagdeo , et al. September 29, 2
2020-09-29
Sub block mode read scrub design for non-volatile memory
Grant 10,734,079 - Seetharaman , et al.
2020-08-04
Transistor threshold voltage maintenance in 3D memory
Grant 10,691,372 - Seetharaman , et al.
2020-06-23
Transistor Threshold Voltage Maintenance In 3d Memory
App 20200183610 - Seetharaman; Srinivasan ;   et al.
2020-06-11
Systems and methods for controlling metapage storage on data storage devices
Grant 10,489,077 - Sankule , et al. Nov
2019-11-26
Writing Data To Data Storage Devices
App 20180341406 - SANKULE; Sourabh ;   et al.
2018-11-29
System and method for folding partial blocks into multi-level cell memory blocks
Grant 9,778,863 - Agarwal , et al. October 3, 2
2017-10-03
System And Method For Folding Partial Blocks Into Multi-level Cell Memory Blocks
App 20160092129 - Agarwal; Dinesh ;   et al.
2016-03-31
Method And Apparatus For Relocating Data In Non-volatile Memory
App 20160093383 - Sankule; Sourabh
2016-03-31

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed