loadpatents
name:-0.010071992874146
name:-0.0056440830230713
name:-0.0069150924682617
Sankaranarayanan; Jayasree Patent Filings

Sankaranarayanan; Jayasree

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sankaranarayanan; Jayasree.The latest application filed is for "method for performing random read access to a block of data using parallel lut read instruction in vector processors".

Company Profile
6.4.9
  • Sankaranarayanan; Jayasree - Kerala IN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method For Performing Random Read Access To A Block Of Data Using Parallel Lut Read Instruction In Vector Processors
App 20210255869 - Sankaranarayanan; Jayasree ;   et al.
2021-08-19
Method for performing random read access to a block of data using parallel LUT read instruction in vector processors
Grant 10,996,955 - Sankaranarayanan , et al. May 4, 2
2021-05-04
Method To Compute Sliding Window Block Sum Using Instruction Based Selective Horizontal Addition In Vector Processor
App 20200058133 - SANKARANARAYANAN; Jayasree ;   et al.
2020-02-20
Method For Performing Random Read Access To A Block Of Data Using Parallel Lut Read Instruction In Vector Processors
App 20190377578 - Sankaranarayanan; Jayasree ;   et al.
2019-12-12
Method to compute sliding window block sum using instruction based selective horizontal addition in vector processor
Grant 10,395,381 - Sankaranarayanan , et al. A
2019-08-27
Method To Compute Sliding Window Block Sum Using Instruction Based Selective Horizontal Addition In Vector Processor
App 20190197718 - Sankaranarayanan; Jayasree ;   et al.
2019-06-27
Method for performing random read access to a block of data using parallel LUT read instruction in vector processors
Grant 10,331,347 - Sankaranarayanan , et al.
2019-06-25
Method For Performing Random Read Access To A Block Of Data Using Parallel Lut Read Instruction In Vector Processors
App 20180275878 - Sankaranarayanan; Jayasree ;   et al.
2018-09-27
Optimized fast feature detection for vector processors
Grant 9,652,686 - Sankaranarayanan , et al. May 16, 2
2017-05-16
Optimized Fast Feature Detection for Vector Processors
App 20170076173 - Sankaranarayanan; Jayasree ;   et al.
2017-03-16
Method For Performing Random Read Access To A Block Of Data Using Parallel Lut Read Instruction In Vector Processors
App 20160124651 - Sankaranarayanan; Jayasree ;   et al.
2016-05-05
Method To Compute Sliding Window Block Sum Using Instruction Based Selective Horizontal Addition In Vector Processor
App 20160125263 - Sankaranarayanan; Jayasree ;   et al.
2016-05-05
Optimized Fast Feature Detection for Vector Processors
App 20160125257 - Sankaranarayanan; Jayasree ;   et al.
2016-05-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed