loadpatents
Patent applications and USPTO patent grants for SANDRI; JASON G..The latest application filed is for "techniques to protect fuses against non-destructive attacks".
Patent | Date |
---|---|
Techniques To Protect Fuses Against Non-destructive Attacks App 20190278932 - UPASANI; NEERAJ S. ;   et al. | 2019-09-12 |
Techniques to protect fuses against non-destructive attacks Grant 10,318,748 - Upasani , et al. | 2019-06-11 |
Simon-based Hashing For Fuse Validation App 20180167199 - Kaul; Himanshu ;   et al. | 2018-06-14 |
Techniques To Protect Fuses Against Non-destructive Attacks App 20180095897 - UPASANI; NEERAJ S. ;   et al. | 2018-04-05 |
Random fuse sensing Grant 9,922,720 - Sandri , et al. March 20, 2 | 2018-03-20 |
Redundant fuse coding Grant 9,472,302 - Sandri , et al. October 18, 2 | 2016-10-18 |
Tiered access to on chip features Grant 9,292,713 - Sandri , et al. March 22, 2 | 2016-03-22 |
Bit based fuse repair Grant 8,971,137 - Sandri , et al. March 3, 2 | 2015-03-03 |
On-die programmable fuses Grant 8,923,030 - Sandri , et al. December 30, 2 | 2014-12-30 |
On-die programmable fuses Grant 08923030 - | 2014-12-30 |
Tiered Access to On Chip Features App 20140283119 - Sandri; Jason G. ;   et al. | 2014-09-18 |
Random Fuse Sensing App 20140254234 - Sandri; Jason G. ;   et al. | 2014-09-11 |
On-Die Programmable Fuses App 20140253221 - Sandri; Jason G. ;   et al. | 2014-09-11 |
Redundant Fuse Coding App 20140254233 - Sandri; Jason G. ;   et al. | 2014-09-11 |
Bit Based Fuse Repair App 20140254296 - Sandri; Jason G. ;   et al. | 2014-09-11 |
On-die logic analyzer for semiconductor die Grant 8,799,728 - Zhong , et al. August 5, 2 | 2014-08-05 |
Providing an on-die logic analyzer (ODLA) having reduced communications Grant 8,745,455 - Ramirez , et al. June 3, 2 | 2014-06-03 |
On-die Logic Analyzer For Semiconductor Die App 20140053026 - Zhong; Tina C. ;   et al. | 2014-02-20 |
On-die logic analyzer for semiconductor die Grant 8,589,745 - Zhong , et al. November 19, 2 | 2013-11-19 |
On-die logic analyzer for semiconductor die Grant 8,543,776 - Zhong , et al. September 24, 2 | 2013-09-24 |
On-Die Logic Analyzer For Semiconductor Die App 20130103987 - Zhong; Tina C. ;   et al. | 2013-04-25 |
On-Die Logic Analyzer For Semiconductor Die App 20130054931 - Zhong; Tina C. ;   et al. | 2013-02-28 |
On-die logic analyzer for semiconductor die Grant 8,327,198 - Zhong , et al. December 4, 2 | 2012-12-04 |
Providing An On-Die Logic Analyzer (ODLA) Having Reduced Communications App 20120131404 - Ramirez; Ruben ;   et al. | 2012-05-24 |
On-Die Logic Analyzer For Semiconductor Die App 20110041017 - Zhong; Tina C. ;   et al. | 2011-02-17 |
On-chip storage of hardware events for debugging Grant 7,700,945 - Brouillette , et al. April 20, 2 | 2010-04-20 |
On-chip storage of hardware events for debugging App 20080008289 - Brouillette; Pat ;   et al. | 2008-01-10 |
Method and apparatus for controlling access to shared resources in an environment with multiple logical processors App 20030105796 - Sandri, Jason G. ;   et al. | 2003-06-05 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.