loadpatents
name:-0.010869979858398
name:-0.013875961303711
name:-0.0052018165588379
Sanda; Hiroyuki Patent Filings

Sanda; Hiroyuki

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sanda; Hiroyuki.The latest application filed is for "methods and apparatuses including an asymmetric assist device".

Company Profile
4.11.13
  • Sanda; Hiroyuki - Palo Alto CA
  • Sanda; Hiroyuki - San Jose CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Methods And Apparatuses Including An Asymmetric Assist Device
App 20210280255 - Koval; Randy J. ;   et al.
2021-09-09
Methods and apparatuses including an asymmetric assist device
Grant 11,037,633 - Koval , et al. June 15, 2
2021-06-15
Modified floating gate and dielectric layer geometry in 3D memory arrays
Grant 10,622,450 - Koval , et al.
2020-04-14
Segmented erase in memory
Grant 10,453,535 - Rajwade , et al. Oc
2019-10-22
Methods And Apparatuses Including An Asymmetric Assist Device
App 20190252026 - Koval; Randy J. ;   et al.
2019-08-15
Methods and apparatuses including an asymmetric assist device
Grant 10,297,325 - Koval , et al.
2019-05-21
Modified Floating Gate And Dielectric Layer Geometry In 3d Memory Arrays
App 20190043960 - Koval; Randy ;   et al.
2019-02-07
Vertical memory having varying storage cell design through the storage cell stack
Grant 10,128,262 - Koval , et al. November 13, 2
2018-11-13
Methods And Apparatuses Including An Asymmetric Assist Device
App 20180130536 - Koval; Randy J. ;   et al.
2018-05-10
Methods and apparatuses including an asymmetric assist device
Grant 9,875,801 - Koval , et al. January 23, 2
2018-01-23
Vertical memory having varying storage cell design through the storage cell stack
App 20170186765 - Koval; Randy J. ;   et al.
2017-06-29
Segmented Erase In Memory
App 20170117049 - Rajwade; Shantanu R. ;   et al.
2017-04-27
Nonvolatile memory erasure techniques
Grant 9,543,024 - Sanda , et al. January 10, 2
2017-01-10
Current leakage reduction in 3D NAND memory
Grant 9,424,936 - Tanzawa , et al. August 23, 2
2016-08-23
Methods And Apparatuses Including An Asymmetric Assist Device
App 20150221347 - Koval; Randy J. ;   et al.
2015-08-06
Defect management in memory systems
Grant 9,047,187 - Guo , et al. June 2, 2
2015-06-02
Nonvolatile Memory Erasure Techniques
App 20140297924 - Sanda; Hiroyuki ;   et al.
2014-10-02
Defect Management in Memory Systems
App 20140006847 - Guo; Xin ;   et al.
2014-01-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed