Samra; Nicholas G.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Samra; Nicholas G..The latest application filed is for "multi-die processor".

Company Profile

0.17.21

Samra; Nicholas G. - Austin TX
Samra; Nicholas G. - Plano TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Multi-die processor Grant 8,860,199 - Black , et al. October 14, 2	2014-10-14
Sleep state mechanism for virtual multithreading Grant 8,694,976 - Samra April 8, 2	2014-04-08
Methods and apparatus to monitor instruction types and control power consumption within a processor Grant 8,219,836 - Samra , et al. July 10, 2	2012-07-10
Virtual multithreading translation mechanism including retrofit capability Grant 7,669,203 - Samra , et al. February 23, 2	2010-02-23
System for forming a critical update loop to continuously reload active thread state from a register storing thread state until another active thread is detected Grant 7,653,904 - Samra January 26, 2	2010-01-26
Multi-Die Processor App 20090138688 - Black; Bryan P. ; et al.	2009-05-28
Fusing load and alu operations Grant 7,398,372 - Samra , et al. July 8, 2	2008-07-08
Methods And Apparatus To Control Power Consumption Within A Processor App 20070234094 - Samra; Nicholas G. ; et al.	2007-10-04
Methods and apparatus to control functional blocks within a processor Grant 7,246,219 - Samra , et al. July 17, 2	2007-07-17
Updating stack pointer based on instruction bit indicator without executing an update microinstruction Grant 7,080,236 - Jourdan , et al. July 18, 2	2006-07-18
Intra-instruction fusion App 20060123219 - Samra; Nicholas G. ; et al.	2006-06-08
Intra-instruction fusion Grant 7,051,190 - Samra , et al. May 23, 2	2006-05-23
Secondary register file mechanism for virtual multithreading App 20050251662 - Samra, Nicholas G.	2005-11-10
Buffer virtualization App 20050228971 - Samra, Nicholas G. ; et al.	2005-10-13
Virtual multithreading translation mechanism including retrofit capability App 20050149700 - Samra, Nicholas G. ; et al.	2005-07-07
Thread switching mechanism App 20050138333 - Samra, Nicholas G.	2005-06-23
Sleep state mechanism for virtual multithreading App 20050138629 - Samra, Nicholas G.	2005-06-23
Methods and apparatus to control power consumption within a processor App 20050138335 - Samra, Nicholas G. ; et al.	2005-06-23
Multi-die processor App 20050127490 - Black, Bryan P. ; et al.	2005-06-16
Multi-threaded virtual state mechanism App 20050097551 - Samra, Nicholas G.	2005-05-05
Method and apparatus for fast dependency coordinate matching Grant 6,889,314 - Samra , et al. May 3, 2	2005-05-03
Flag value renaming App 20050071518 - Samra, Nicholas G. ; et al.	2005-03-31
Cross-thread register sharing technique App 20040268093 - Samra, Nicholas G. ; et al.	2004-12-30
Stack-pointer update technique App 20040064681 - Jourdan, Stephan J. ; et al.	2004-04-01
Intra-instruction fusion App 20030236967 - Samra, Nicholas G. ; et al.	2003-12-25
Fusing load and alu operations App 20030236966 - Samra, Nicholas G. ; et al.	2003-12-25
Method and apparatus for accelerating exchange or swap instructions using a register alias table (RAT) and content addressable memory (CAM) with logical register numbers as input addresses Grant 6,560,671 - Samra , et al. May 6, 2	2003-05-06
Method and apparatus for fast dependency cooridnate matching App 20030061466 - Samra, Nicholas G. ; et al.	2003-03-27
Virtual r0 register App 20020124158 - Samra, Nicholas G.	2002-09-05
Dual state rename recovery using register usage App 20020087837 - Samra, Nicholas G. ; et al.	2002-07-04
System and method for instruction cache re-ordering App 20020087793 - Samra, Nicholas G. ; et al.	2002-07-04
Instruction packetization based on rename capacity App 20020087831 - Samra, Nicholas G. ; et al.	2002-07-04
Multiple-operand instruction in a two operand pipeline and processor employing the same Grant 6,412,063 - Samra June 25, 2	2002-06-25
Method and apparatus for processing multiple cache misses using reload folding and store merging Grant 5,809,530 - Samra , et al. September 15, 1	1998-09-15
Method of speculatively executing store instructions prior to performing snoop operations Grant 5,765,208 - Nelson , et al. June 9, 1	1998-06-09
Content addressable memory system Grant 5,646,878 - Samra July 8, 1	1997-07-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.