loadpatents
name:-0.021022081375122
name:-0.03368616104126
name:-0.0060598850250244
Salem; Gerard M. Patent Filings

Salem; Gerard M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Salem; Gerard M..The latest application filed is for "functional diagnostics based on dynamic selection of alternate clocking".

Company Profile
5.29.21
  • Salem; Gerard M. - Essex Junction VT
  • Salem; Gerard M. - Essex Junctiom VT
  • Salem; Gerard M. - Willsboro NY
  • Salem; Gerard M. - Highland NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Non-destructive recirculation test support for integrated circuits
Grant 10,613,142 - Kusko , et al.
2020-04-07
Methods and systems for performing test and calibration of integrated sensors
Grant 10,598,526 - Agrawal , et al.
2020-03-24
Functional diagnostics based on dynamic selection of alternate clocking
Grant 10,585,142 - Kusko , et al.
2020-03-10
Performing system functional test on a chip having partial-good portions
Grant 10,571,519 - Agrawal , et al. Feb
2020-02-25
Functional diagnostics based on dynamic selection of alternate clocking
Grant 10,545,188 - Kusko , et al. Ja
2020-01-28
Methods and systems for performing test and calibration of integrated sensors
Grant 10,365,132 - Agrawal , et al. July 30, 2
2019-07-30
Structurally assisted functional test and diagnostics for integrated circuits
Grant 10,247,776 - Kusko , et al.
2019-04-02
Functional Diagnostics Based On Dynamic Selection Of Alternate Clocking
App 20190094297 - Kusko; Mary P. ;   et al.
2019-03-28
Functional Diagnostics Based On Dynamic Selection Of Alternate Clocking
App 20190094298 - Kusko; Mary P. ;   et al.
2019-03-28
Methods and systems for generating functional test patterns for manufacture test
Grant 10,209,306 - Motika , et al. Feb
2019-02-19
Methods and systems for generating functional test patterns for manufacture test
Grant 10,203,371 - Motika , et al. Feb
2019-02-12
Methods And Systems For Performing Test And Calibration Of Integrated Sensors
App 20180306610 - Agrawal; Mitesh ;   et al.
2018-10-25
Structurally Assisted Functional Test And Diagnostics For Integrated Circuits
App 20180238962 - Kusko; Mary P. ;   et al.
2018-08-23
Non-destructive Recirculation Test Support For Integrated Circuits
App 20180238964 - Kusko; Mary P. ;   et al.
2018-08-23
Methods And Systems For Generating Functional Test Patterns For Manufacture Test
App 20180067162 - Motika; Franco ;   et al.
2018-03-08
Methods and systems for generating functional test patterns for manufacture test
Grant 9,857,422 - Motika , et al. January 2, 2
2018-01-02
Performing System Functional Test On A Chip Having Partial-good Portions
App 20170261551 - Agrawal; Mitesh A. ;   et al.
2017-09-14
Methods And Systems For Generating Functional Test Patterns For Manufacture Test
App 20170261552 - Motika; Franco ;   et al.
2017-09-14
Methods And Systems For Generating Functional Test Patterns For Manufacture Test
App 20170261554 - Motika; Franco ;   et al.
2017-09-14
Optimized chain diagnostic fail isolation
Grant 9,733,307 - Salem , et al. August 15, 2
2017-08-15
Core diagnostics and repair
Grant 8,984,335 - Anandavally , et al. March 17, 2
2015-03-17
Multi-core diagnostics and repair using firmware and spare cores
Grant 8,977,895 - Anandavally , et al. March 10, 2
2015-03-10
Core Diagnostics And Repair
App 20140108859 - Anandavally; Sreekala ;   et al.
2014-04-17
Core Diagnostics And Repair
App 20140025991 - Anandavally; Sreekala ;   et al.
2014-01-23
Clock-based debugging for embedded dynamic random access memory element in a processor core
Grant 8,495,287 - Collura , et al. July 23, 2
2013-07-23
Support element office mode array repair code verification
Grant 8,438,431 - McCain , et al. May 7, 2
2013-05-07
Radio frequency-enabled electromigration fuse
Grant 8,169,321 - Iyer , et al. May 1, 2
2012-05-01
Loading And Unloading A Memory Element For Debug
App 20110320716 - Collura; Adam B. ;   et al.
2011-12-29
Radio Frequency-enabled Electromigration Fuse
App 20110187407 - Iyer; Subramanian S. ;   et al.
2011-08-04
Support Element Office Mode Array Repair Code Verification
App 20110113295 - McCain; Edward C. ;   et al.
2011-05-12
System and Method of Multi-Frequency Integrated Circuit Testing
App 20080282123 - Meissner; Charles L. ;   et al.
2008-11-13
Testing of ECC memories
Grant 7,308,621 - Adams , et al. December 11, 2
2007-12-11
Method and system for performing static timing analysis on digital electronic circuits
Grant 7,194,715 - Charlebois , et al. March 20, 2
2007-03-20
Optimized ECC/redundancy fault recovery
Grant 7,149,941 - Adams , et al. December 12, 2
2006-12-12
Method and circuit for dynamic read margin control of a memory array
Grant 7,042,776 - Canada , et al. May 9, 2
2006-05-09
System and method for synchronizing divide-by counters
Grant 6,989,696 - Hilgendorf , et al. January 24, 2
2006-01-24
Method And System For Performing Static Timing Analysis On Digital Electronic Circuits
App 20050246673 - Charlebois, Steven E. ;   et al.
2005-11-03
Method And Circuit For Dynamic Read Margin Control Of A Memory Array
App 20050180228 - Canada, Miles G. ;   et al.
2005-08-18
System And Method For Synchronizing Divide-by Counters
App 20050104637 - Hilgendorf, Rolf ;   et al.
2005-05-19
Array-built-in-self-test (ABIST) for efficient, fast, bitmapping of large embedded arrays in manufacturing test
Grant 6,643,807 - Heaslip , et al. November 4, 2
2003-11-04
Testing of ECC memories
App 20030204795 - Adams, R. Dean ;   et al.
2003-10-30
Optimized ECC/redundancy fault recovery
App 20030204798 - Adams, R. Dean ;   et al.
2003-10-30
Method for testing adapter card ASIC using reconfigurable logic
Grant 5,844,917 - Salem , et al. December 1, 1
1998-12-01
Apparatus for testing an adapter card ASIC with reconfigurable logic
Grant 5,841,790 - Salem , et al. November 24, 1
1998-11-24
System for independently transferring data using two independently controlled DMA engines coupled between a FIFO buffer and two separate buses respectively
Grant 5,664,223 - Bender , et al. September 2, 1
1997-09-02
Method of I/O pin assignment in a hierarchial packaging system
Grant 5,544,088 - Aubertine , et al. August 6, 1
1996-08-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed