Sakurai; Kiyotake

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sakurai; Kiyotake.The latest application filed is for "apparatus and method for controlling erasing data in ferroelectric memory cells".

Company Profile

13.9.8

Sakurai; Kiyotake - Hino-Shi JP
Sakurai; Kiyotake - Hino JP
Sakurai; Kiyotake - Tokyo JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Apparatus And Method For Controlling Erasing Data In Ferroelectric Memory Cells App 20210210131 - Sakurai; Kiyotake ; et al.	2021-07-08
Cell bottom node reset in a memory array Grant 11,004,492 - Sakurai , et al. May 11, 2	2021-05-11
Apparatus and method for controlling erasing data in ferroelectric memory cells Grant 10,984,848 - Sakurai , et al. April 20, 2	2021-04-20
Cell Bottom Node Reset In Memory Array App 20200335147 - Sakurai; Kiyotake ; et al.	2020-10-22
Apparatuses and methods for multi-bank and multi-pump refresh operations Grant 10,790,004 - Sakurai , et al. September 29, 2	2020-09-29
Apparatuses And Methods For Multi-bank And Multi-pump Refresh Operations App 20200194056 - Sakurai; Kiyotake ; et al.	2020-06-18
Cell bottom node reset in memory array Grant 10,685,694 - Sakurai , et al.	2020-06-16
Apparatus And Method For Controlling Erasing Data In Ferroelectric Memory Cells App 20200185020 - Sakurai; Kiyotake ; et al.	2020-06-11
Apparatus and method for controlling erasing data in ferroelectric memory cells Grant 10,607,678 - Sakurai , et al.	2020-03-31
Cell Bottom Node Reset In Memory Array App 20190311757 - Sakurai; Kiyotake ; et al.	2019-10-10
Apparatus And Method For Controlling Erasing Data In Ferroelectric Memory Cells App 20190287602 - Sakurai; Kiyotake ; et al.	2019-09-19
Cell bottom node reset in a memory array Grant 10,311,933 - Sakurai , et al.	2019-06-04
Apparatus and method for controlling erasing data in ferroelectric memory cells Grant 10,229,727 - Sakurai , et al.	2019-03-12
Cell Bottom Node Reset In A Memory Array App 20190051343 - Sakurai; Kiyotake ; et al.	2019-02-14
Cell bottom node reset in a memory array Grant 10,056,129 - Sakurai , et al. August 21, 2	2018-08-21
Semiconductor device, circuit of controlling signal lines and method of controlling signal lines Grant 8,238,181 - Ogasawara , et al. August 7, 2	2012-08-07
Semiconductor Device, Circuit Of Controlling Signal Lines And Method Of Controlling Signal Lines App 20100195417 - OGASAWARA; Tomohiro ; et al.	2010-08-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.